Mastering Embedded System Online Diploma

http://learn-in-depth.com/

First Term (Final Project 1)

Eng: Ayman Gamal Abd_Elbaset

My Profile:

Contents

1.	. Introduction	3
2.	. System architecting /Design sequence	4
	2.1 Case study	4
	2.2 V model	5
	2.3 Requirement	6
	2.4 Hardware /Software Partitioning	7
	2.5 System Analysis	9
	2.5.1 Use Case Diagram	9
	2.5.2 Activity Diagram	10
	2.5.3 Sequence diagram	11
	2.6 System Design	12
	2.6.1 Block Diagram	12
	2.6.2 State Machine: Pressure Sensor Driver	13
	2.6.3 State Machine: Main Algorithm	14
	2.6.4 State Machine: Alarm Monitor	15
	2.6.5 State Machine: Alarm Actuator Driver	16
	2.6.6 Simulation for state machine	17
3.	. Software	18
	3.1 codes	18
	3.2 Debugger sections	18
	3.2.1 sections	18
	3.2.2 Symbols	19
	3.3 Simulation proteus	21
	······································	
4.	Youtube simulation by me	22

Pressure Controlling System

1.Introduction

This project will be good for cabin crew, it will detect the pressure inside cabin and in case of high pressure it will told the crew by alarm, it will detect pressure bigger than 20 bar and alarm will go on for 60 second

This file will know you everything for this project using SysML language.

2. System architecting /Design sequence

2.1 Case study

A client expects you to deliver the software of the following system:

- -A pressure controller informs the crew of a cabin with an alarm when the pressure exceeds 20 bars in the cabin
- -The alarm duration equals 60 seconds.
- -keeps track of the measured values

Assumption:

- 1.the alarm never fails.
- 2.the pressure sensor never fails.
- 3.the controller maintenance is not modeled.
- 4. the controller never faces power cut.

2.2 V model

We will use this method in implement software design




Figure 1 V method

2.3 Requirement




Figure 2 Requirement

2.4 Hardware /Software Partitioning




STM32F103x4 STM32F103x6

Low-density performance line, ARM-based 32-bit MCU with 16 or 32 KB Flash, USB, CAN, 6 timers, 2 ADCs, 6 com. interfaces

Datasheet - production data

Features

- ARM 32-bit Cortex™-M3 CPU Core
 - 72 MHz maximum frequency, 1.25 DMIPS/MHz (Dhrystone 2.1) performance at 0 wait state memory access
 - Single-cycle multiplication and hardware division
- Memories
 - 16 or 32 Kbytes of Flash memory
 - 6 or 10 Kbytes of SRAM
- · Clock, reset and supply management
 - 2.0 to 3.6 V application supply and I/Os
 - POR, PDR, and programmable voltage detector (PVD)
 - 4-to-16 MHz crystal oscillator
 - Internal 8 MHz factory-trimmed RC
 - Internal 40 kHz RC
 - PLL for CPU clock
 - 32 kHz oscillator for RTC with calibration
- Low power
 - Sleep, Stop and Standby modes
 - V_{BAT} supply for RTC and backup registers
- 2 x 12-bit, 1 µs A/D converters (up to 16 channels)
 - Conversion range: 0 to 3.6 V
 - Dual-sample and hold capability
 - Temperature sensor
- DMA
 - 7-channel DMA controller
 - Peripherals supported: timers, ADC, SPIs, I²Cs and USARTs
- Up to 51 fast I/O ports
 - 26/37/51 I/Os, all mappable on 16 external interrupt vectors and almost all 5 V-tolerant



- · Debug mode
 - Serial wire debug (SWD) & JTAG interfaces
- · 6 timers
 - Two 16-bit timers, each with up to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input
 - 16-bit, motor control PWM timer with deadtime generation and emergency stop
 - 2 watchdog timers (Independent and Window)
 - SysTick timer 24-bit downcounter
- · 6 communication interfaces
 - 1 x I²C interface (SMBus/PMBus)
 - 2 x USARTs (ISO 7816 interface, LIN, IrDA capability, modem control)
 - 1 x SPI (18 Mbit/s)
 - CAN interface (2.0B Active)
 - USB 2.0 full-speed interface
- CRC calculation unit, 96-bit unique ID
- Packages are ECOPACK[®]

Table 1. Device summary

Reference	Part number
STM32F103x4	STM32F103C4, STM32F103R4, STM32F103T4
STM32F103x6	STM32F103C6, STM32F103R6, STM32F103T6

June 2015 DocID15060 Rev 7 1/99

This is information on a product in full production.

www.st.com

STM32F103C6 **PINOUT** SWCLT JTCK PA14 37-34 PA13 JTMS SWDIO GND 4 A3 A2 A1 A0 C15C14C13 W GND LED 2MHz 30pF 3mA Tamper RTC 2MHz 30pF 3mA OSC32 IN 2MHz 30pF 3mA OSC32 OUT 10 A WAKE UP T2C1E CTS 2 ı A Y Δ_{43} T1C2 RTS 2 ™À Δ_{42} T2C3 TXD 2 ADC2 SCL1 T2C4 RXD 2 41 ADC3 **8** MOSI1 SMBA1 T2C2 14 40 T3C1 ADC4 MISO1 JTRST CK 2 NSS1 SCK1 ADC5 15 **(** 39 SCK1 JTD0 T2C2 BO A7 A6 A5 16 A T1BKIN T3C1 MISO1 38 T2C1E NSS1 JTDI 17 A T1C1N T3C2 MOSI1 33 CAN TX USB + T1ETR T1C2N T3C3 (a) 32 CAN RX USB - T1C4 T1C3N T3C4 Δ_{31} T1C3 **△**30 T2C3N T2C4N MCO T1C1 27 PB14 T1C2N 26 PB13 T1C1N 25 . ⊷ 20 PB2 B00T1

Figure 4 stm32 kit

www.mischianti.org (cc) BY-NC-ND

2.5 System Analysis2.5.1 Use Case Diagram





Figure 5 Use Case diagram

2.5.2 Activity Diagram



2.5.3 Sequence diagram




Figure 6 scenario

2.6 System Design2.6.1 Block Diagram




Figure 7 Block diagram

2.6.2 State Machine: Pressure Sensor Driver




Figure 8 Pressure Sensor

2.6.3 State Machine: Main Algorithm




Figure 9 main algorithm

2.6.4 State Machine: Alarm Monitor




Figure 10 Alarm monitor

2.6.5 State Machine: Alarm Actuator Driver




Figure 11 Alarm Driver

2.6.6 Simulation for state machine




Figure 12 simulation for state machine


3. Software


3.1 codes

We write codes from scratch:


- Makefile
- Linker_script.ld
- Startup.c
- Main.c
- Driver.h/.c
- Mainalg.h/.c
- Alarmmonitor.h/.c
- Get map file for final executable file To see them click_here

3.2 Debugger sections 3.2.1 sections







3.2.2 symbols



3.3 Simulation proteus





4. Youtube simulation by me