
# 32-point Fast Fourier Transform (FFT)

#### Introduction

The problem of frequency selective channels is a significant one in wireless communications. An equalizer can be used to invert the channel and cancel the effect of channel selectivity, but it's too complex to implement if the channel is too selective. A better approach to combat selective channels Is orthogonal frequency division multiplexing (OFDM) in which the channel is divided into many small sub channels, converting the selective channel into small flat sub channels. At the transmitter, the sub carriers are modulated in frequency domain, then IFFT is used to transform this into time domain samples. At the receiver, the time domain samples are transformed back to frequency domain using FFT for further processing.

### Project description

You are required to design a 32-point FFT in RTL. The Cooley-Tukey algorithm is the most used FFT algorithm, so please refer to it. To get the simplest design, use this algorithm and break down the FFT into 2-point FFT. The butterfly diagram for this is shown below:



To better understand this algorithm and the butterfly diagram, refer to the slides in the following link: <a href="https://drive.google.com/file/d/1TuhFP-BMkrH79">https://drive.google.com/file/d/1TuhFP-BMkrH79</a> ULNP4-7T09K2uaPOIO/view

## Project requirements

- RTL design using vhdl or Verilog
- No ready-made blocks are to be used. All blocks or instances should be designed from scratch
- Pipelining must be included. Assume that the FFT block should output 20M samples per second. Place registers between columns in the butterfly diagram when necessary to meet this requirement.
- Serialization must be included. In FFT, you will find that you will need to design a multiply accumulate block (MAC) and instantiate it several times. Assume that the MAC works at a frequency of 100MHz. Re-use the MAC instances and try to reach full utilization for each instance if possible.
- Write a testbench and simulate the FFT block behaviorally
- Design must pass synthesis and function correctly in post synthesis simulation
- Information like resource usage and critical path should be extracted from synthesis report

### **Project assumptions**

- Fixed-point signed representation in 16 bits (8-bit integer, 8-bit fraction)
- Assume a pipelining clock with frequency 20MHz
- Assume a clock for the MAC units with frequency 100MHz
- Assume the samples input to the FFT block are output from an 8-bit ADC
- Assume input samples are real
- If you need to make any other assumption, state it clearly in the project report