1. Verification Plan

- Check for reset
- Write only sequence and make the FIFO full
- Read only sequence and make the FIFO empty
- Consecutive write and read
- Simultaneous write and read

2. Verification Requirement document

| Label | Description | Stimulus Generation | Functional Coverage | Functionality Check |
|--------|---|--|---|---|
| FIFO_1 | empty should not be HIGH if write enable is HIGH | Randomization on wr_en under constraint that write occurs more than read | Included as cross cover for wr_en and empty. | Output checked against golden model and also with assertion |
| FIFO_2 | full should not be HIGH if read enable is HIGH | Randomization on rd_en under constraint that write occurs more than read | Included as cross cover for rd_en and full | Output checked against golden model and also with assertion |
| FIFO_3 | overflow should not be HIGH if write enable is LOW | Randomization on wr_en under constraint that write occurs more than read | Included as cross cover for wr_en and overflow | Output checked against golden model and also with assertion |
| FIFO_4 | underflow should not be HIGH if read enable is LOW | Randomization on rd_en under constraint that write occurs more than read | Included as cross cover for rd_en and underflow | Output checked against golden model and also with assertion |
| FIFO_5 | write ack should not be HIGH if write enable is LOW | Randomization on wr_en under constraint that write occurs more than read | Included as cross cover for wr_en and wr_ack | Output checked against golden model and also with assertion |

| FIFO_6 | in case of both read enable and write enable are HIGH and the FIFO is full then only read occurs | Randomization on wr_en and rd_en under constraint that write occurs more than read | Included as cross cover for wr_en and rd_en and all the output flags | Output checked against golden model and also with assertion |
|--------|--|---|--|---|
| FIFO_7 | in case of both read enable and write enable are HIGH and the FIFO is empty then only write occurs | Randomization on wr_en and rd_en under constraint that write occurs more than read | Included as cross cover for wr_en and rd_en and all the output flags | Output checked against golden model and also with assertion |
| FIFO_8 | in case of both read enable and write enable are HIGH and the FIFO is not full or empty then both write and read occur | Randomization on wr_en and rd_en under constraint that write occurs more than read | (17) | Output Checked against golden model and also with assertion |
| FIFO_9 | if the reset is asserted then the output flags will be LOW | Randomization on rst_n under constraint that reset is deasserted most of the time | not included | Output Checked against golden model |



3. Code coverage Report

| ndition Coverage: Enabled Coverage | Bins | Covered | Misses | Coverage |
|---------------------------------------|------|---------|--------|----------|
| | | | | |
| Conditions | 20 | 18 | 2 | 90.00% |

| Enabled Coverage | Bins | Hits | Misses | Coverage |
|------------------|---------------|----------|--------|----------|
| | | | | |
| Statements | 34 | 34 | 0 | 100.00% |
| | ====Statement | Details= | | |

| Enabled Coverage | Bins | Hits | Misses | Coverage |
|------------------|----------------|------|--------|---------------|
| | | | | |
| Toggles | 106 | 106 | 0 | 100.00% |
| | =====Toggle De | 1111 | 171 | X7.579.96.763 |

Ayman Adel

4. Functional coverage Report

Not 100% but it's logical because there are cases that shouldn't happen.

| Cross W_R_with_wr_ack_cross | 75.00% | 100 | - | Uncovered |
|---|--------|-----|---------------|-----------|
| covered/total bins: | 6 | 8 | 02 | |
| missing/total bins: | 2 | 8 | 7523 | |
| % Hit: | 75.00% | 100 | 95 | |
| Auto, Default and User Defined Bins: | | | | |
| bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]> | 1260 | 1 | 02 | Covered |
| bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]> | 2905 | 1 | 7523 | Covered |
| bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]> | 852 | 1 | 25 | Covered |
| bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]> | 941 | 1 | - | Covered |
| bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]> | 1941 | 1 | - | Covered |
| bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]> | 2118 | 1 | 75 <u>2</u> 3 | Covered |
| bin <auto[0],*,auto[1]></auto[0],*,auto[1]> | 0 | 1 | 2 | ZERO |
| Cross W R with overflow cross | 75.00% | 100 | - | Uncovered |
| covered/total bins: | 6 | 8 | 02 | |
| missing/total bins: | 2 | 8 | 70.23 | |
| % Hit: | 75.00% | 100 | 95 | |
| Auto, Default and User Defined Bins: | | | | |
| bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]> | 816 | 1 | 02 | Covered |
| bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]> | 1830 | 1 | 7023 | Covered |
| bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]> | 1296 | 1 | 95 | Covered |
| bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]> | 941 | 1 | - | Covered |
| bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]> | 3016 | 1 | 02 | Covered |
| bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]> | 2118 | 1 | 70_23 | Covered |
| bin <auto[0],*,auto[1]></auto[0],*,auto[1]> | 0 | 1 | 2 | ZERO |

| Cross W_R_with_full_cross | 75.00% | 100 | 943 | Uncovered |
|--|---------|-----|----------------|-----------|
| covered/total bins: | 6 | 8 | 127 | |
| missing/total bins: | 2 | 8 | 678 | |
| % Hit: | 75.00% | 100 | 1 - | |
| Auto, Default and User Defined Bins: | | | | |
| <pre>bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]></pre> | 3092 | 1 | 120 | Covered |
| <pre>bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></pre> | 813 | 1 | 350 | Covered |
| bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]> | 2112 | 1 | - | Covered |
| bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]> | 941 | 1 | 1941 | Covered |
| <pre>bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]></pre> | 1754 | 1 | 123 | Covered |
| bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]> | 1305 | 1 | 373 | Covered |
| bin <*,auto[1],auto[1]> | 0 | 1 | 2 | ZERO |
| Cross W R with empty cross | 100.00% | 100 | 9-3 | Covered |
| covered/total bins: | 8 | 8 | 123 | |
| missing/total bins: | 0 | 8 | 0.70 | |
| % Hit: | 100.00% | 100 | - | |
| Auto, Default and User Defined Bins: | | | | |
| <pre>bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]></pre> | 36 | 1 | 123 | Covered |
| <pre>bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]></pre> | 89 | 1 | | Covered |
| <pre>bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]></pre> | 111 | 1 | - | Covered |
| bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]> | 122 | 1 | 943 | Covered |
| <pre>bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]></pre> | 2076 | 1 | 123 | Covered |
| <pre>bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></pre> | 852 | 1 | | Covered |
| bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]> | 4735 | 1 | - | Covered |
| bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]> | 1996 | 1 | 948 | Covered |



| Cross W_R_with_almostfull_cross | 100.00% | 100 | 121 | Covere | d | |
|--|--|----------|--------------------------|---------------------|-------|--|
| covered/total bins: | 8 | 8 | 121 | | | |
| missing/total bins: | 0 | 8 | 970 | | | |
| % Hit: | 100.00% | 100 | 1-1 | | | |
| Auto, Default and User Defined Bins: | | | | | | |
| <pre>bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]></pre> | 1333 | 1 | 826 | Covere | | |
| <pre>bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]></pre> | 359 | 1 | 973 | Covere | | |
| bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]> | 388 | 1 | 100 | Covere | | |
| bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]> | 513 | 1 | 828 488 | Covere | | |
| <pre>bin <auto[1],auto[1],auto[0]> bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></auto[1],auto[1],auto[0]></pre> | 779 582 | 1 1 | (22) | Covere | | |
| bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]> | 4458 | 1 | 15: | Covere | | |
| bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]> | 1605 | 1 | 2 <u>2</u> 2 | Covere | | |
| Cross W_R_with_almostempty_cross | 100.00% | 100 | 720 | Covere | | |
| covered/total bins: | 8 | 8 | 0.00 | (A) (B) (B) (B) (B) | 170 | |
| missing/total bins: | 0 | 8 | - | | | |
| % Hit: | 100.00% | 100 | 12 | | | |
| Auto, Default and User Defined Bins: | | | | | | |
| <pre>bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]></pre> | 177 | 1 | 170 | Covere | d | |
| <pre>bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]></pre> | 39 | 1 | 10 | Covere | d | |
| <pre>bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]></pre> | 163 | 1 | 328 | Covere | | |
| <pre>bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></pre> | 99 | 1 | 350 | Covere | | |
| <pre>bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]></pre> | 1935 | 1 | 170 | Covere | | |
| bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]> | 902 | 1 | 11 - 21 | Covere | | |
| bin <auto[1],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></auto[1],auto[0],auto[0]> | 4683 2019 | 1 1 | 2 | Covere | | |
| | #5000000000000000000000000000000000000 | 10000 | | WASTERNIE | | |
| Cross W_R_with_underflow_cross | 75.00% | 100 | 11-2 | Uncov | ered | |
| covered/total bins: | 6 | 8 | 3 <u>2</u> 3 | | | |
| missing/total bins: | 2 | 8 | 020 | | | |
| % Hit: | 75.00% | 100 | 150 | | | |
| Auto, Default and User Defined Bins: bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]> | 73 | 1 | 323 | Cover | od | |
| bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]> | 42 | 1 | 22 | Cover | | |
| bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]> | 2039 | 1 | | Cover | | |
| bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]> | 899 | 1 | 9753 9 4 3 | Cover | | |
| bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]> | 4846 | 1 | - | Cover | | |
| bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]> | 2118 | 1 | 323 | Cover | | |
| bin <*,auto[0],auto[1]> | 0 | 1 | 2 | ZERO | | |
| Cross wr_empty_cross [2] | 0.00% | 100 | | 1921 | ZERO | |
| covered/total bins: | 0 | 0 | | | LLIIO | |
| missing/total bins: | 0 | 0 | | 55-3 5-3 | | |
| % Hit: | 100.00% | 100 | | - | | |
| Illegal and Ignore Bins: | 1 1 1 1 1 1 1 1 1 1 | 101116-0 | | | | |
| illegal bin ill 1 | 0 | | | | ZERO | |
| Cross rd full cross [2] | 0.00% | 100 | | 55 - 0 | ZERO | |
| covered/total bins: | 0 | 0 | | 92 | | |
| missing/total bins: | 0 | 0 | | _ | | |
| % Hit: | 100.00% | 100 | | | | |
| Illegal and Ignore Bins: | 100.00% | 100 | | | | |
| illegal_bin ill_2 | 0 | | | | ZERO | |
| Cross wr_overflow_cross [2] | 0.00% | 100 | | 3423 | ZERO | |
| covered/total bins: | 0.00% | 0 | | _ | | |
| missing/total bins: | 0 | 0 | | 953 | | |
| % Hit: | 100.00% | 100 | | 61 5 78 | | |
| Illegal and Ignore Bins: | 100.00% | 100 | | 20 . | | |
| illegal_bin ill_3 | 0 | | | | ZERO | |
| Cross rd_underflow_cross [2] | 0.00% | 100 | | 3573 | | |
| covered/total bins: | 0.00% | 100 | | 61 7 2 | ZERO | |
| | 0 | | | 22 - 0 | | |
| missing/total bins: | 100 | 100 | | | | |
| % Hit: | 100.00% | 100 | | 1973 | | |
| Illegal and Ignore Bins: | _ | | | | 7500 | |
| illegal_bin ill_4 | 0 | | | 32-3 | ZERO | |
| Cross wr_wr_ack_cross [2] | 0.00% | 100 | | 100 | ZERO | |
| covered/total bins: | 0 | 0 | | 92 7 3 | | |
| missing/total bins: | 0 | 0 | | 872 | | |
| % Hit: | 100.00% | 100 | | - | | |
| Illegal and Ignore Bins: | | | | | | |
| illegal_bin ill_5 | 0 | | | 0.70 | ZERO | |

5. Assertions Report


| ▼ Name | Assertion Type | Language | Enable | Failure Count | Pass Count |
|--|----------------|----------|--------|---------------|------------|
| /FIFO_scoreboard_pkg::FIFO_scoreboard::check_data/outputs_check_assert | Immediate | SVA | on | 0 | 1 |
| | Concurrent | SVA | on | 0 | 1 |
| | Concurrent | SVA | on | 0 | 1 |
| | Concurrent | SVA | on | 0 | 1 |
| | Concurrent | SVA | on | 0 | 1 |
| | Concurrent | SVA | on | 0 | 1 |
| | Concurrent | SVA | on | 0 | 1 |
| | Concurrent | SVA | on | 0 | 1 |
| | Concurrent | SVA | on | 0 | 1 |
| | Concurrent | SVA | on | 0 | 1 |
| | Concurrent | SVA | on | 0 | 1 |
| | Concurrent | SVA | on | 0 | 1 |
| | Concurrent | SVA | on | 0 | 1 |
| | Concurrent | SVA | on | 0 | 1 |
| /top/dut/FIFO_sva_inst/wr_wr_ack_assert | Concurrent | SVA | on | 0 | 1 |
| → /top/dut/FIFO_sva_inst/almostfull_full_assert | Concurrent | SVA | on | 0 | 1 |
| /top/dut/FIFO_sva_inst/almostempty_empty_assert | Concurrent | SVA | on | 0 | 1 |

| Name | Language | Enabled | Log | Count | AtLeast | Limit | Weight | Cmplt % T | Cmplt graph | Included |
|---|----------|---------|-----|-------|---------|-------|--------|-----------|-------------|----------|
| /top/dut/FIFO_sva_inst/full_cover | SVA | 1 | Off | 4048 | 1 | Unli | 1 | 100% | | |
| /top/dut/FIFO_sva_inst/empty_cover | SVA | 1 | Off | 524 | 1 | Unli | 1 | 100% | | |
| /top/dut/FIFO_sva_inst/almostfull_cover | SVA | 1 | Off | 2631 | 1 | Unli | 1 | 100% | | |
| /top/dut/FIFO_sva_inst/almostempty_cover | SVA | 1 | Off | 441 | 1 | Unli | 1 | 100% | | |
| /top/dut/FIFO_sva_inst/wr_ack_cover | SVA | 1 | Off | 4030 | 1 | Unli | 1 | 100% | | |
| /top/dut/FIFO_sva_inst/overflow_cover | SVA | 1 | Off | 2774 | 1 | Unli | 1 | 100% | | |
| /top/dut/FIFO_sva_inst/underflow_cover | SVA | 1 | Off | 96 | 1 | Unli | 1 | 100% | | |
| /top/dut/FIFO_sva_inst/count_up_cover | SVA | 1 | Off | 2812 | 1 | Unli | 1 | 100% | | |
| /top/dut/FIFO_sva_inst/count_down_cover | SVA | 1 | Off | 864 | 1 | Unli | 1 | 100% | | |
| /top/dut/FIFO_sva_inst/wr_empty_cover | SVA | 1 | Off | 6804 | 1 | Unli | 1 | 100% | | |
| /top/dut/FIFO_sva_inst/rd_full_cover | SVA | 1 | Off | 3062 | 1 | Unli | 1 | 100% | | |
| /top/dut/FIFO_sva_inst/wr_overflow_cover | SVA | 1 | Off | 2950 | 1 | Unli | 1 | 100% | | |
| /top/dut/FIFO_sva_inst/rd_underflow_cover | SVA | 1 | Off | 6957 | 1 | Unli | 1 | 100% | | |
| /top/dut/FIFO_sva_inst/wr_wr_ack_cover | SVA | 1 | Off | 2950 | 1 | Unli | 1 | 100% | | |
| /top/dut/FIFO_sva_inst/almostfull_full_cover | SVA | 1 | Off | 1269 | 1 | Unli | 1 | 100% | | |
| /top/dut/FIFO_sva_inst/almostempty_empty_cover | SVA | 1 | Off | 31 | 1 | Unli | 1 | 100% | | |
| A /FIFO_scoreboard_pkg/FIFO_scoreboard/check_data/outputs_check_cover | SVA | 1 | Off | 10021 | 1 | Unli | 1 | 100% | | |




6. Wave forms

Write only then Read only:



Simultaneous Write and Read:



Ayman Adel