UCI Fall 2022

EECS 119

Project # 1

CMOS Inverter and Oscillator

Prepared by

Ayman Taleb ID: 60011014

Maxwell Blocker ID: 85188266

Introduction:

There are five steps to this project:

- Calculating the DC transfer characteristic waveform (Vout vs Vin) from a CMOS inverter schematic that is generated at varying PMOS widths
- Create an inverter to where NMH=NML and VM= VDD/2
- Calculating noise margins and propagation delay time of the layout of the CMOS
- Generate the transient waveforms of Vin and Vout for three different pulse frequencies of both the schematic and layout
- Design an oscillator using 5 CMOS inverters

The goal of this project is to visualize and better understand how the ratio between the width and length ratio of the transistors of a CMOS inverter. Additionally, this project will compare the frequency of the designed oscillator's signal to the expected frequency from the propagation delay of the CMOS inverter calculated in the third step.

Theory:

A CMOS inverted is meant to output V_{DD} at $V_{in} = 0$ and 0 at $V_{in} = V_{DD}$. It is made up of a PMOS and an NMOS. By manipulating the width and length ratio between the two transistors, we can affect the performance of CMOS. If we optimize the ratio, we maximize the noise margins and obtain symmetrical characteristics.[1] The propagation delay is also looked at in this lab. This is affected by the internal capacitance of the CMOS, C_L . Reducing C_L would reduce propagation delay.[1] We started with an NMOS width of 720 nm because part d) calls for setting the PMOS width to half of the NMOS width. The minimum width can be is 360 nm.

We then build an oscillator with the inverters we made. An odd-number oscillator can be used to understand how the number of inverters in series can affect the frequency of the circuit. [2]

$$F = 1/((t_{pLH} + t_{pHL}) * n)$$
, n being the number of inverters

We followed the steps shown in the discussion to build all the circuits and layouts in this lab. If there were things we couldn't find in the course material, we found it online. Mostly just how to use Cadence to find certain values and setting up ADE L for simulating the layouts. [4]

Design:

CMOS Inverter Schematic:




Figure 1: CMOS inverter schematic NMOS width = 360nm, length = 240nm PMOS width = 1.02um, length = 240nm

Inverter circuit with inverter symbol:




Figure 2: CMOS inverter circuit

Inverter Oscillator (schematic):




Figure 3: CMOS inverter oscillator circuit (schematic)

Inverter Oscillator (layout):



Figure 4: CMOS inverter oscillator circuit (layout)

Results:

- 1. Width Factor Width Factor (Width_{NMOS} = 720nm)
 - a. Width_{PMOS} = Width_{NMOS} = 720 nm:




Figure 5: CMOS inverter Width_{PMOS} = Width_{NMOS} = 720 nm VTC plot with operating regions of the transistors




Figure 6: CMOS inverter Width_{PMOS} = Width_{NMOS} = 720 nm VTC plot with

derivative calculation

$$\begin{split} V_{\rm IL} &= 706.134 \text{ mV}, \, V_{\rm IH} = 1.22 \text{ V found at } dV_{\rm out} / dV_{\rm in} = \text{-}1 \\ NM_{\rm H} &= V_{\rm DD} \text{--} V_{\rm IH} = 2.5 \text{--}1.22 \text{ V} = 1.28 \text{ V} \\ NM_{\rm L} &= V_{\rm IL} \text{--} GND = 706.134 \text{ mV} \end{split}$$

b. Width_{PMOS} = $3 * Width_{NMOS} = 2160 \text{ nm} = 2.16 \text{ um}$:




Figure 7: CMOS inverter Width $_{PMOS}$ = 3 * Width $_{NMOS}$ = 2160 nm = 2.16 um VTC plot with derivative calculation

$$V_{IL} = 1.077 \text{ V}, V_{IH} = 1.52 \text{ V}$$

 $NM_H = V_{DD} - V_{IH} = 2.5 - 1.52 = .98 \text{ V}$
 $NM_L = V_{IL} - GND = 1.077 \text{ V}$

c. Width_{PMOS} = $5 * Width_{NMOS} = 3600 \text{ nm} = 3.6 \text{ um}$:




Figure 8: CMOS inverter Width_{PMOS} = $5 * Width_{NMOS} = 3600 \text{ nm} = 3.6 \text{ um VTC}$ plot with derivative calculation

$$V_{IL} = 1.245 \text{ V}, V_{IH} = 1.66 \text{ V}$$

 $NM_H = V_{DD} - V_{IH} = 2.5 - 1.66 = .84 \text{ V}$
 $NM_L = V_{IL} - GND = 1.245 \text{ V}$

d. Width_{PMOS} = 0.5 * Width_{NMOS} = 360 nm:




Figure 9: CMOS inverter Width $_{PMOS}$ = 0.5 * Width $_{NMOS}$ = 360nm VTC plot with derivative calculation

$$\begin{split} V_{IL} &= 607.244 \text{ mV}, V_{IH} = 1.07 \text{ V} \\ NM_{H} &= V_{DD} - V_{IH} = 2.5 - 1.07 = 1.43 \text{ V} \\ NM_{L} &= V_{IL} - GND = 607.244 \text{ mV} \end{split}$$

2. LVS:

a.




Figure 10: Schematic for an inverter with NM $_L$ closest to NM $_H$, Width $_{PMOS}$ = 3 * Width $_{NMOS}$ = 2160 nm = 2.16 um, NMH = VDD - VIH = 2.5 - 1.52 = .98 V NML = VIL - GND = 1.077 V

b.




Figure 11: Layout for an inverter with NM_L closest to NM_H, Width_{PMOS} = 3 * Width_{NMOS} = 2160 nm = 2.16 um, NMH = VDD - VIH = 2.5 - 1.52 = .98 V NML = VIL - GND = 1.077 V

```
c.
       @(#)$CDS: LVS version 6.1.8-64b 09/22/2020 18:59 (sjfhw316) $
       Command line: /ecelib/eceware/cadence/ic618/tools.lnx86/dfII/bin/64bit/LVS -dir /users/ugrad/2020/spring/taleba/eecs119/Cade
       Like matching is enabled.

Net swapping is enabled.

Using terminal names as correspondence points.

Compiling Diva LVS rules...
            Net-list summary for /users/ugrad/2020/spring/taleba/eecs119/Cadence6/LVS/layout/netlist
                count
                                    pmos
nmos
            Net-list summary for /users/ugrad/2020/spring/taleba/eecs119/Cadence6/LVS/schematic/netlist
                                    terminals
                                    pmos
nmos
            Terminal correspondence points
            N2
NO
N3
                        N1
N3
N0
                                    gnd
vdd
vin
                        N2
                                    vout
       Devices in the rules but not in the netlist:
                 cap nfet pfet nmos4 pmos4
       The net-lists match.
                                           layout schematic
                                             instances
0
                 un-matched
                 rewired
size errors
                 pruned
active
total
```

The net-lists match.

un-matched

un-matched rewired size errors pruned active total		schematic ances 0 0 0 0 2 2	
un-matched merged	0	0	
pruned	0	ō	
active	4	4	
total	4	4	
	term:		
un-matched matched but	0	0	
different type	2	2	
total	4	4	

Figure 12: LVS Report for Layout and schematic for an inverter with NM_L closest to NM_H , it shows that the net lists match




Figure 13: VTC plot of the layout

3. Noise Margin and Propagation Delay

$$V_{IL} = 1.077 \text{ V}, V_{IH} = 1.52 \text{ V}$$

 $NM_H = V_{DD} - V_{IH} = 2.5 - 1.52 = .98 \text{ V}$
 $NM_L = V_{IL} - GND = 1.077 \text{ V}$




Figure 14: Transient Response of the layout of the inverter, showing the t_p calculated graphically by finding the difference between the rising and falling edges at Vdd/2, $t_p = (38.687ps + 32.383ps)/2 = 35.535ps$

Name/Signal/Expr	Value	Plot	Save	Save Options
vout		✓		allv
vin		✓		allv
tphl	32.21p	V		
tplh	38.95p	V		

Figure 15: Transient Response of the layout of the inverter, found by using the calculator in ADE $\rm L$

$$\begin{array}{l} t_P = (t_{phl} + t_{plh})/2 = (32.21 ps + 38.95 ps)/2 = 35.58 ps \\ F = 1/((t_{phl} + t_{plh}) * n) = 1/(71.16 ps * 1 inverter) = 14.05 \ GHz \end{array}$$

4. Transient

a.

i. 500 MHz:




Figure 16: Schematic transient response at 500 MHz

ii. 5 GHz:




Figure 17: Schematic transient response at 5 GHz

iii. 50 GHz:




Figure 18: Schematic transient response at 50 GHz

b.

i. 500 MHz:




Figure 19: Layout transient response at 500 MHz 5 GHz:

ii.




Figure 20: Layout transient response at 5 GHz

iii. 50 GHz:




Figure 21: Layout transient response at 50 GHz As the frequency increases, the wavelength of the Vout decreases, and the slew rate of the output is skewed.

5. Oscillator

a. Schematic:




Figure 22: CMOS inverter oscillator circuit (schematic) Waveform:




Figure 23: CMOS inverter oscillator transient response and each node's output




Figure 24: CMOS inverter oscillator frequency, measured using the calculator in ADE \boldsymbol{L}

b. Layout

i. Schematic:





Figure 25: CMOS inverter oscillator circuit (layout)

ii. Waveform:






Figure 26: CMOS inverter oscillator (layout) transient response and each node's output




Figure 26: CMOS inverter oscillator (layout) frequency measured using the calculator in ADE L

$$F = \frac{1}{\left(tp_{LH} + tp_{HL}\right) \times n}$$

Frequency is inversely proportional to the number of stages and the propagation delay times. If we look at the period, which is about 2.2 ns, of the transient response in part three, we can find that the frequency is 14.05 GHz. From part 3 we can see that the expected frequency is $F = 1/((t_{phl} + t_{plh}) * n) = 1/(71.16ps * 5 inverters) = 2.81 GHz, about what we got.$

Conclusion:

In this lab, we got an overview of Cadence by making and manipulating a CMOS inverter in different ways and with different circuits. We show how changing the width of the PMOS affects the output of the CMOS inverter. By looking at the transient response of the inverter with NM_H and NM_L close we were able to calculate the propagation delay of the inverter. After analyzing the inverter at different higher frequencies we find that as the frequency increases the wavelength of the Vout decreases, and the slew rate of the output is skewed. This delay helped us understand the performance of the inverter as we put more in series to create an oscillator. The more inverters in series the slower the frequency would be.

Bibliography:

- [1] Maqsood A. Chaudhry (2022), "CMOS Inverter"
- [2] "Wiki." *Activity: CMOS Inverter Ring Oscillator [Analog Devices Wiki]*, https://wiki.analog.com/university/courses/alm1k/alm-lab-ring-osc.
- [3] "Propagation Delay of CMOS Inverter." *VLSI System Design*, https://www.vlsisystemdesign.com/propagation-delay-of-cmos-inverter/.
- [4] "Post Layout Simulation." *University of Texas at El Paso Ece Dept. VLSI Cadence: Post Layout Simulation*, University of Texas at El Paso, http://www.ece.utep.edu/courses/vlsi/Fall/cadence/pls.html.
- [5] Mohammad Wahiduzzaman Khan "Cadence Setup"