


Ahmet Salih Aksakal
2030005

EE446 - Experiment 2

Preliminary Work

1.1)



→ 1st cycle:


- $\text{srcA_sel} = 00 \text{ or } 01$ for Reg0 and Reg1
- $\text{ALU_op} = 110$ for EXOR with 11111111
- ↳ This takes 1's comp.

→ 2nd cycle:

- $\text{srcA_sel} = 10$ from loaded temporary result
- $\text{ALU_op} = 000$ for adding 1
- WE of Reg0 or Reg1 = 1, • $\text{srcB_sel} = 1$

1.2) MSB of Reg0 & Reg1 goes into controller.
 srcA_sel will be set accordingly by the controller.

1.3)



1.4) For signed multiplication the best way is to implement Booth's Algorithm.

→ The idea is to make the multiplication by only adding and subtracting power of 2's of the number. For example say we need to find 7×12

→ We can represent 12 as $16 - 4$

$$\text{that makes } 7 \times 12 = 7 \times (16 - 4)$$

$$= 7 \cdot 2^4 - 7 \cdot 2^2$$

$$= \underline{\text{LSL } \#7, 4}$$

$$= \underline{\text{LSL } \#7, 2}$$

RESULT


→ To implement this on an algorithm, Booth says that we need to check pairs of the multiplier. By using an extra bit we can implement it on h.w.


Extra bit → E

Multiplicand → R1


Multplier → Q

and AC is temp.
reg. and at final
the MSB of
the result.






1.5)




- Changes made on the datapath with blue intc.
 - E_out sent to controller
 - AC_out[7] is connected to E_in
 - Q[7] is connected to AC's input_right port. For shift left operation
 - Q's input left is connected to ground.


1.6)




2.1)






2.2) 1st Box : LOAD operation








2.4)





2.5)





2.6) For normal operations 1 clock cycle
For multiplication 17 clock cycles
For division 18 clock cycles

16 for + 1^{and}
AC add/sub op.
and
shift

+ 1 for restore if
needed.

2.7) controller has 16 states //

```

1. module Controller(R0_sign,R1_sign,OVF,Z,N,E_out,clk,LOAD,COMP,CLR,Q0,ALP_op,
2.                   R0_we,R1_we,R0_en,R1_en,srcA_sel,srcB_sel,ALU_op,AC_lr,AC_ps,
3.                   Q_lr,Q_ps,R0src_sel,R1src_sel,R0_res,R1_res,AC_res,Q_res,ERR,E_in,Esrc_sel
4. );
5.   input wire R0_sign,R1_sign,OVF,Z,N,E_out,clk,LOAD,COMP,CLR,Q0;
6.   input wire [2:0] ALP_op;
7.
8.   output reg R0_we,R1_we,R0_en,R1_en,AC_lr,AC_ps,Q_lr,Q_ps,R0_res,R1_res,AC_
9.   res,Q_res,ERR,E_in;
10.  output reg [1:0] srcA_sel,srcB_sel,R0src_sel,R1src_sel,Esrc_sel;
11.  output reg [2:0] ALU_op;
12.
13.  parameter SIZE = 4;
14.  parameter LOADING = 4'b0000,
15.          ADD = 4'b0001,
16.          SUB = 4'b0010,
17.          AND = 4'b0011,
18.          OR = 4'b0100,
19.          EXOR = 4'b0101,
20.          BIC = 4'b0110,
21.          MUL = 4'b0111,
22.          MUL_START = 4'b1000,
23.          MUL_ASR = 4'b1001,
24.          CLEAR = 4'b1011,
25.          THE_END = 4'b1100;
26.
27.  reg [SIZE-1:0] state,next_state;
28.
29.  always@(state)
30.  begin : FSM_Comb
31.    next_state = LOADING;
32.    case(state)
33.      LOADING: begin
34.        if(LOAD==1) begin
35.          R0_we=1;
36.          R1_we=1;
37.          R1src_sel=2'b10;
38.          R0src_sel=2'b10;
39.          if(COMP==1) begin
40.            case(ALP_op)
41.              3'b000: next_state = ADD;
42.              3'b001: next_state = SUB;
43.              3'b010: next_state = MUL;
44.              3'b011: next_state = CLEAR;
45.              3'b100: next_state = AND;
46.              3'b101: next_state = OR;
47.              3'b110: next_state = EXOR;
48.              3'b111: next_state = BIC;
49.            endcase
50.          end
51.          else next_state = LOADING;
52.        end
53.      end
54.      ADD: begin
55.        ALU_op=3'b000;
56.        ERR=OVF;
57.        srcA_sel=2'b00;
58.        srcB_sel=2'b10;
59.        R0src_sel=2'b01;
60.        R1_res=1;
61.        next_state = THE_END;
62.      end
63.      SUB: begin
64.        ALU_op=3'b001;
65.        ERR=OVF;
66.        srcA_sel=2'b00;
67.        srcB_sel=2'b10;
68.        R0src_sel=2'b01;
69.        R1_res=1;
70.        next_state = THE_END;
71.      end

```

```

72.          AND: begin
73.              ALU_op=3'b100;
74.              srcA_sel=2'b00;
75.              srcB_sel=2'b10;
76.              R0src_sel=2'b01;
77.              R1_res=1;
78.              next_state = THE_END;
79.          end
80.          OR: begin
81.              ALU_op=3'b101;
82.              srcA_sel=2'b00;
83.              srcB_sel=2'b10;
84.              R0src_sel=2'b01;
85.              R1_res=1;
86.              next_state = THE_END;
87.          end
88.          EXOR: begin
89.              ALU_op=3'b110;
90.              srcA_sel=2'b00;
91.              srcB_sel=2'b10;
92.              R0src_sel=2'b01;
93.              R1_res=1;
94.              next_state = THE_END;
95.          end
96.          BIC: begin
97.              ALU_op=3'b111;
98.              srcA_sel=2'b00;
99.              srcB_sel=2'b10;
100.             R0src_sel=2'b01;
101.             R1_res=1;
102.             next_state = THE_END;
103.         end
104.         MUL: begin
105.             AC_res=1;
106.             E_in=0;
107.             srcA_sel=2'b00;
108.             srcB_sel=2'b11;
109.             ALU_op=3'b000;
110.             Q_ps=1;
111.             R0_we=1;
112.             R0src_sel=2'b11;
113.             Esrc_sel=2'b10;
114.             next_state=MUL_START;
115.         end
116.         MUL_START: begin
117.             if(Z==1) begin
118.                 R0_we=1;
119.                 R1_we=1;
120.                 R0src_sel=2'b00;
121.                 R1src_sel=2'b00;
122.                 next_state = THE_END;
123.             end
124.             else begin
125.                 if({Q0,E_out} == 2'b10) begin
126.                     ALU_op=3'b001;
127.                     srcA_sel=2'b10;
128.                     srcB_sel=2'b10;
129.                     R1_we=0;
130.                     R0_we=0;
131.                     AC_ps=1;
132.                     next_state=MUL_ASR;
133.                 end
134.                 else if ({Q0,E_out} == 2'b01) begin
135.                     ALU_op=3'b000;
136.                     srcA_sel=2'b10;
137.                     srcB_sel=2'b10;
138.                     R1_we=0;
139.                     R0_we=0;
140.                     AC_ps=1;
141.                     next_state=MUL_ASR;
142.                 end
143.                 else next_state = MUL_ASR;
144.             end

```

```
145.          end
146.      MUL_ASR: begin
147.          srcA_sel=2'b00;
148.          srcB_sel=2'b10;
149.          ALU_op=3'b001;
150.          R0_we=1;
151.          R0src_sel=2'b01;
152.          AC_ps=0;
153.          AC_lr=1;
154.          Q_ps=0;
155.          Q_lr=1;
156.          Esrc_sel=2'b01;
157.          next_state=MUL_START;
158.      end
159.  CLEAR: begin
160.      R0_res=1;
161.      R1_res=1;
162.      AC_res=1;
163.      Q_res=1;
164.      next_state=LOADING;
165.  end
166. THE_END: begin
167.     if(LOAD==1) next_state=LOADING;
168.     else next_state=THE_END;
169.  end
170.     default: next_state = LOAD;
171. endcase
172. end
173.
174. always@(posedge clk)
175. begin : FSM_Seq
176.     if(CLR == 1) state <= CLEAR;
177.     else state <= next_state;
178. end
179.
180.
181.
182.endmodule
```