

## Experim. - 4(a) :- Verilog HDL behavioural model program based on various operations.

Aim:- To write a program to verify HDL using two 4 bit inputs and one 8-bit output for any 12 arithmetic logical relation operations with output verification.

Components req. :- Model Sim software.

### Procedure :-

1. Open model sim , go to layout, click on reset.
2. File → new, select folder & name it.
3. File → new select project , click on yes. Name the project & locate it to the file location you want.
4. A new window appears, click on create new file on it. Name the file { shouldn't be the same as project name }. choose file type as verilog, click ok.
5. Double click on the file shown in modelsim. Type your code based on var. applications using behavioural model and save as in work folder.
6. Compile it using compile selected. "Compilation successful" should appear in transcript.
7. Simulate → start simulation.

Teacher's Signature \_\_\_\_\_

## Behavioural

```
module operate(y,a,b);
output reg [7:0] y;
input [3:0] a,b;
begin
if (a==4'b0000)
y=a+b;
else
y=a/b00000000;
end
endmodule
```

always @ (a or b) begin

a	b	y	000	001	010	011	100	101	110	111	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111
0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	0000	
0000	0001	0001	0001	0001	0001	0001	0001	0001	0001	0001	0001	0001	0001	0001	0001	0001	0001	0001	0001	0001	0001	0001	0001	0001	0001	0001
0000	0010	0010	0010	0010	0010	0010	0010	0010	0010	0010	0010	0010	0010	0010	0010	0010	0010	0010	0010	0010	0010	0010	0010	0010	0010	0010
0000	0011	0011	0011	0011	0011	0011	0011	0011	0011	0011	0011	0011	0011	0011	0011	0011	0011	0011	0011	0011	0011	0011	0011	0011	0011	0011
0000	1000	1000	1000	1000	1000	1000	1000	1000	1000	1000	1000	1000	1000	1000	1000	1000	1000	1000	1000	1000	1000	1000	1000	1000	1000	1000
0000	1001	1001	1001	1001	1001	1001	1001	1001	1001	1001	1001	1001	1001	1001	1001	1001	1001	1001	1001	1001	1001	1001	1001	1001	1001	1001
0000	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010	1010
0000	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011	1011
0000	1100	1100	1100	1100	1100	1100	1100	1100	1100	1100	1100	1100	1100	1100	1100	1100	1100	1100	1100	1100	1100	1100	1100	1100	1100	1100
0000	1101	1101	1101	1101	1101	1101	1101	1101	1101	1101	1101	1101	1101	1101	1101	1101	1101	1101	1101	1101	1101	1101	1101	1101	1101	1101
0000	1110	1110	1110	1110	1110	1110	1110	1110	1110	1110	1110	1110	1110	1110	1110	1110	1110	1110	1110	1110	1110	1110	1110	1110	1110	1110
0000	1111	1111	1111	1111	1111	1111	1111	1111	1111	1111	1111	1111	1111	1111	1111	1111	1111	1111	1111	1111	1111	1111	1111	1111	1111	1111

Expt. No.: \_\_\_\_\_

Date: \_\_\_\_\_


Page No.: 32

8. Move to blue window, right click on each input and add wave. Later right click and select force of each input. update input values & run.

9. Values of the output changes upon diff. operations being used which is visible on wave -

Result :-

~~Outputs obtained from simulation are verified with outputs from manual calculation.~~



Teacher's Signature \_\_\_\_\_

Manual output:-

$$\text{Let } a = 0010 = 2$$

$$b = 0100 = 4$$

I/P: A, B

O/P: Y

(1)  $y = \cancel{a} * b$

$$= \cancel{a} * 4 = 16.$$

$$y = 8'b00010000$$

(8)  $y = (a \approx b)$

y = False

$$y = 8'b00000000$$

(2)  $y = a \& b$

$$= a \cdot b$$

$$= (4'b0010) \cdot (4'b0100)$$

$$= 8'b00000000$$

(9)  $y = \{2\{b\}\}$

$$= 8b'01000100$$

(3)  $y = a - b$

$$= 4'b0010 - 4'b0100$$

$$y = 8'b1111110$$

(10)  $y = a \sim b$

$$y = 8b'11111001$$

(11)  $y = a + b$

$$y = 8'b00000110$$

(4)  $y = \sim 6$

$$= \sim 4'b0100$$

$$= \sim 8'b00000100$$

$$= 8'b11111011$$

(12)  $y = (a \angle b)$

$$y = 8'b00000001$$

(5)  $y = \{a, b\}$

$$= 8'b00100100$$

(6)  $y = \{4'b1010, a >> 4\}$

$$= 8'b10100000$$

(7)  $y = a * b$

$$= 8'b00010000$$

Experim.- 4(b) : Verilog HDL program for the implementation of a boolean function using decoder & an ext. OR gate.

Aim: To implement a boolean fxn. using decoder & an ext. OR gate using verilog HDL.

Components: Model Sim software.

Procedure:

1. Open model sim → layout → RESET.
2. File → new → select folder → name it.
3. again go to file → new → select project → yes.  
name it & locate it.
4. A new window appears, click on create new file on it.  
~~Name the file (different from project name).~~ Choose  
File type as verilog. click on ok.
5. Double click on the file in model sim. Type your work  
and save in work folder.
6. Compile it using compile selected. "Config. was successful"  
should appear in transcript.
7. Go to simulate & start simulation.

Teacher's Signature \_\_\_\_\_

$$F(x, y, z) = \bar{x}\bar{y}z + xy$$

$$F = \bar{x}\bar{y}z + xyz + xy\bar{z}$$

001    111    110

$$F = \sum_m(1, 6, 7)$$


no. of I/P = 3

we use 3:8 decoder

Truth table:-

X	Y	Z	d <sub>1</sub>	d <sub>6</sub>	d <sub>7</sub>	F = d <sub>1</sub> + d <sub>6</sub> + d <sub>7</sub>
0	0	0	0	0	0	0
0	0	1	1	0	0	1
0	1	0	0	0	0	0
0	1	1	0	0	0	0
1	0	0	0	0	0	0
1	0	1	0	0	0	0
1	1	0	0	1	0	1
1	1	1	0	0	1	1

Logic diagram:-



## Behavioural

```

module decoder3to8 (D, x, y, z);
    input wire x, y, z;
    output reg [7:0] D;
    always @(*) begin
        D = 8'b00000000;
        case ({x, y, z})
            3'b000: D = 8'b00000001;
            3'b001: D = 8'b00000010;
            3'b010: D = 8'b000000100;
            3'b011: D = 8'b000001000;
            3'b100: D = 8'b000010000;
            3'b101: D = 8'b000100000;
            3'b110: D = 8'b010000000;
            3'b111: D = 8'b100000000;
        endcase
    end
endmodule

module Implement (F, x, y, z);
    input wire x, y, z;
    output reg F;
    wire [7:0] D;
    decoder3to8 dec(D, x, y, z);
    always @(*) begin
        F = D[1] | D[6] | D[7];
    end
endmodule

```

	Msgs						
X	St1						
Y	St1						
Z	St1						
F	1						

Expt. No.: ?

Date: \_\_\_\_\_

Page No.: 35

expt.- 5(a) : Implm. of Boolean exp. using 4x1 MUX .

Aim:- To design & implm. a boolean expression using 4x1 mux & verify using Verilog HDL and waveform.

Boolean exp. :-  $F = A\bar{B}C + AB\bar{C} + \bar{A}C$   
 $F = \Sigma_m (1, 3, 5, 6)$ .

Truth table:-


A	B	C	$F = A\bar{B}C + AB\bar{C} + \bar{A}C$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0

Procedure:-


1. Open modelsim.

Teacher's Signature \_\_\_\_\_


mux diagram :-



multiplexer box method :-



logic diagram :-




C:/intelFPGA/priority\_encoder\_4\_2\_beh.v (/priority\_encoder\_4\_2-beh) - Default

```
Ln# 1 module priority_encoder_4_2_beh()
2     input [3:0] D,
3     output reg [1:0] Y
4
5
6     always @(*) begin
7         casez(D)
8             4'b1xxx: Y = 2'b11;
9             4'b01xx: Y = 2'b10;
10            4'b001x: Y = 2'b01;
11            4'b0001: Y = 2'b00;
12            default: Y = 2'b00;
13        endcase
14    end
15
16 endmodule
17
18
```




Wave - Default



C:/intelFPGA/priority\_encoder\_4\_1\_dataflow.v (/priority\_encoder\_4\_2\_dataflow) - Default

```
Ln# 1 module priority_encoder_4_2_dataflow()
2     input [3:0] D,
3     output [1:0] Y
4
5     assign Y[1] = D[3] | D[2];
6     assign Y[0] = D[3] | (~D[2] & D[1]);
7
8 endmodule
9
```



expt. - 5(b): Design & implem. of priority encoder using Verilog HDL:-

Aim:- To design & implem. a priority encoder in verilog HDL & verify using truth table and logic diagram.

Software req. :- Modelsim intel FPGA Starter 18.1

Truth table :-


$I_3$	$I_2$	$I_1$	$I_0$	$A_1$	$A_0$	V
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	X	0	1	1
0	1	X	X	1	0	1
1	X	X	X	1	1	1

Procedure :-

1. Open modelsim
2. Layout  $\rightarrow$  reset.
3. File  $\rightarrow$  new  $\rightarrow$  folder  $\rightarrow$  ok.
4. File  $\rightarrow$  new  $\rightarrow$  project  $\rightarrow$  browse  $\rightarrow$  select folder.

Teacher's Signature \_\_\_\_\_

Logic diagram :-




C:/intelFPGA/priority\_encoder\_4\_2\_beh.v (/priority\_encoder\_4\_2\_beh) - Default

Lns:

```
1 module priority_encoder_4_2_beh(
2     input [3:0] D,
3     output reg [1:0] Y
4 );
5
6     always @(*) begin
7         casez(D)
8             4'b1xxx: Y = 2'b11;
9             4'b01xx: Y = 2'b10;
10            4'b001x: Y = 2'b01;
11            4'b0001: Y = 2'b00;
12            default: Y = 2'b00;
13        endcase
14    end
15
16 endmodule
17
18
```




Wave - Default



C:/intelFPGA/priority\_encoder\_4\_2\_dataflow.v (/priority\_encoder\_4\_2\_dataflow) - Default

Lns:

```
1 module priority_encoder_4_2_dataflow()
2     input [3:0] D,
3     output [1:0] Y
4 );
5     assign Y[1] = D[3] | D[2];
6     assign Y[0] = D[3] | (~D[2] & D[1]);
7 endmodule
8
```



Expt. No.: 6(a) : Design and Implement. Date: \_\_\_\_\_ Page No.: 39  
 of a 2-bit comparator (Hardware).

Aim: - To design & implement a 2-bit comparator and verify its functionality using Truth tables and logic diagrams.

Components req. :-

S.no.	Component	Specialization	Quantity
1.	Digital trainer kit	—	1
2.	Connecting wires	—	as much as required
3.	3-input AND gate	74LS11	2
4.	3-input OR gate	74LS51	2
5.	2-input NOT gate	7404	1
6.	2-input AND gate	7408	3
7.	2-input XNOR gate	7486	2

Expressions :-

we can get,


$$\text{i)} A > B \Rightarrow A_1 \bar{B}_1 + A_0 \bar{B}_1 \bar{B}_0 + A_0 A_1 \bar{B}_0$$

$$\text{ii)} A = B \Rightarrow (\overline{A_1 \oplus B_1}) \cdot (\overline{A_0 \oplus B_0})$$

$$\text{iii)} A < B \Rightarrow \bar{A}_1 B_1 + \bar{A}_0 B_1 \bar{B}_0 + B_0 \bar{A}_0 \bar{A}_1$$

Teacher's Signature \_\_\_\_\_

Logic diagram:-



Truth table:-

A	B	$A < B$	$A = B$	$A > B$
0	0	0	1	0
0	1	1	0	0
1	0	0	0	1
1	1	0	1	0

$A_1$	$A_0$	$B_1$	$B_0$	$A < B$	$A = B$	$A > B$
0	0	0	0	0	1	0
0	0	0	1	1	0	0
0	0	1	0	1	0	0
0	0	1	1	1	0	0
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	1	0	0
0	1	1	1	1	0	0
1	0	0	0	0	0	1
1	0	0	1	0	0	1
1	0	1	0	0	1	0
1	0	1	1	1	0	0
1	1	0	0	0	0	1
1	1	0	1	0	0	1
1	1	1	0	0	0	1
1	1	1	1	0	1	0

K-map :-

(a) For  $A > B$ .

		B <sub>1</sub> , B <sub>0</sub>	00	01	11	10
		A <sub>1</sub> , A <sub>0</sub>	00	01	11	10
00	01		1			
				1	1	1
11	10		1			
				1		

expression:-

$$A_1 \bar{B}_1 + A_0 \bar{B}_1 \bar{B}_0 + A_0 A_1 \bar{B}_0$$

(b) for  $A = B$ .

		B <sub>1</sub> , B <sub>0</sub>	00	01	11	10
		A <sub>1</sub> , A <sub>0</sub>	00	01	11	10
00	01		1			
				1		
11	10				1	
						1

expression:-

$$(A_1 \oplus B_1) \cdot (A_0 \oplus B_0)$$

(c) for  $A < B$ .

		B <sub>1</sub> , B <sub>0</sub>	00	01	11	10
		A <sub>1</sub> , A <sub>0</sub>	00	01	11	10
00	01			1	1	1
					1	1
11	10					1

expression:-

$$\bar{A}_1 B_1 + \bar{A}_0 B_1 B_0 + B_0 \bar{A}_0 \bar{A}_1$$

Expt. No.: 6(b): Design &amp; implem.

Date: \_\_\_\_\_

Page No.: 41

of 4-bit comparator  
using Verilog HDL (Software experim.)

Aim:- To design the working of a 4-bit magnitude comparator using Verilog HDL and verify using truth table.

Software req. :- Modelsim Intel FPGA Starter edition 18.1

Theory :-

i) Truth table :-

HSB		LSB					
$A_3, B_3$	$A_2, B_2$	$A_1, B_1$	$A_0, B_0$	$A > B$	$A = B$	$A < B$	
$A_3 > B_3$	x	x	x	1	0	0	
$A_3 \leq B_3$	x	x	x	0	0	1	
$A_3 = B_3$	$A_2 > B_2$	x	x	1	0	0	
$A_3 = B_3$	$A_2 \leq B_2$	x	x	0	0	1	
$A_3 = B_3$	$A_2 = B_2$	$A_1 > B_1$	x	1	0	0	
$A_3 = B_3$	$A_2 = B_2$	$A_1 \leq B_1$	x	0	0	1	
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 > B_0$	1	0	0	
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 \leq B_0$	0	0	1	
$A_3 = B_3$	$A_2 = B_2$	$A_1 = B_1$	$A_0 = B_0$	0	1	0	


Teacher's Signature \_\_\_\_\_

```

Ln#
1 module comparator(a,b,eq,lt,gt);
2
3     input [3:0] a,b;
4     output reg eq,lt,gt;
5
6     always @(a,b)
7     begin
8         if (a==b)
9             begin
10            eq = 1'b1;
11            lt = 1'b0;
12            gt = 1'b0;
13        end
14        else if (a>b)
15            begin
16            eq = 1'b0;
17            lt = 1'b0;
18            gt = 1'b1;
19        end
20        else
21            begin
22            eq = 1'b0;
23            lt = 1'b1;
24            gt = 1'b0;
25        end
26    end
27 endmodule
28

```

Behavioural



## Theoretical calculation

$$3 * 5$$

$$M = 3 = 0011$$

$$D = 5 = 0101$$

$$\text{1st of } M = 1100$$

$$\text{2nd of } M = 1100$$

+1

$$\rightarrow M = \underline{\underline{1101}}$$

Cycle	A	D	$Q_{n-1}$
initial value	0000	0101	0
<u>1st.</u>	1101	0101	0
$A = A - M$			
right shift	1110	1010	1
<u>2nd.</u>	0001	1010	1
$A = A + m$			
right shift	0000	1101	0
<u>3rd.</u>	1101	1101	0
$A = A - M$	1110	1110	1
right shift			
<u>4th.</u>			
$A = A + m$	0001	1110	1
right shift	0000	1111	0

15.

```

Ln# 1 module booth_multiplication (
2     input signed [3:0] multiplicand,
3     input signed [3:0] multiplier,
4     output reg signed [7:0] product
5 );
6
7     reg signed [4:0] A;
8     reg signed [3:0] Q, M;
9     reg Q_1;
10    integer i;
11
12    always @(*) begin
13        A = 5'b00000;
14        Q = multiplier;
15        M = multiplicand;
16        Q_1 = 0;
17
18        for (i = 0; i < 4; i = i + 1) begin
19            if (Q[0] == 1 && Q_1 == 0) begin
20                A = A - M;
21            end else if (Q[0] == 0 && Q_1 == 1) begin
22                A = A + M;
23            end
24
25
26            {A, Q, Q_1} = {A[4], A, Q, Q_1} >>> 1;
27        end
28
29        product = {A, Q};
30    end
31
32 endmodule

```

```

VSIM 15> run
# Multiplicand= 3, Multiplier= 5, Product= 15
# Multiplicand= -4, Multiplier= 3, Product= -12
# Multiplicand= -6, Multiplier= -2, Product= 12
# Multiplicand= 6, Multiplier= -3, Product= -18
# ** Note: $finish : C:/intelFPGA/18.1/24ba1508/booths.v(65)
#   Time: 40 ps Iteration: 0 Instance: /tb_booth_multiplication

```

```

Ln# 33
34 module tb_booth_multiplication;
35     reg signed [3:0] multiplicand;
36     reg signed [3:0] multiplier;
37     wire signed [7:0] product;
38
39     booth_multiplication uut (
40         .multiplicand(multiplicand),
41         .multiplier(multiplier),
42         .product(product)
43     );
44
45     initial begin
46         $monitor("Multiplicand=%d, Multiplier=%d, Product=%d", multiplicand, multiplier, product);
47
48         multiplicand = 4'sb0011;
49         multiplier = 4'sb0101;
50         #10;
51
52         multiplicand = 4'sb1100;
53         multiplier = 4'sb0011;
54         #10;
55
56         multiplicand = 4'sb1010;
57         multiplier = 4'sb1110;
58         #10;
59
60         multiplicand = 4'sb0110;
61         multiplier = 4'sb1101;
62         #10;
63
64         $finish;
65     end
66 endmodule
67

```

Expt. No.: 8 : Design &amp; implem. of


Date: \_\_\_\_\_

Page No.: 45

SR, JK, T &amp; D flip flop.

Aim: To design & implement SR, JK, T & D flip-flops.Components required:


S.no.	Component	Specification	Quantity
1.	2-i/p Nand	IC 7400	1
2.	1-i/p Not	IC 7404	1
3.	trainer kit	—	1
4.	Connecting wires	—	few

Flip-flops:-(a) SR flip flop.truth table:


clk	S	R	$Q_n$	$Q_{n+1}$	state
0	0	0	0	0	
T	0	0	1	1	no change
0	0	1	0	0	reset
0	1	1	1	1	set
T	1	0	0	1	
T	1	1	0	X	indeterminate
↓	X	X	0	0	no change .
X	X	X	1	1	

Teacher's Signature \_\_\_\_\_

logic diagram:-




(b) JK - flip flop.



truth table:


clk	J	K	Qn	Qn+1	state
↑	0	0	0	0	No change
↑	0	0	1	1	
↑	0	1	0	0	Reset
↑	1	0	1	1	Set
↑	1	1	0	1	Toggle
↓	x	x	0	0	No change

logic diagram:-



Teacher's Signature \_\_\_\_\_


(c) D- Flip flop.



truth table:-


CLK	D	$Q_n$	$Q_{n+1}$	State
T	0	0	0	Reset
$\uparrow$	0	1	0	Reset
$\uparrow$	1	0	1	Set
$\uparrow$	1	1	1	Set
$\downarrow$	X	$Q_n$	$Q_n$	No change

logic diagram:-



Teacher's Signature \_\_\_\_\_


(d) T- Flip flop.



Truth table

Clk	T	Qn	Out	State
↑	0	0	0	no change
↑	0	1	1	no change
↑	1	0	1	toggle
↑	1	1	0	toggle
↓	x	Qn	Qn	no change.

Logic diagram:-



Teacher's Signature \_\_\_\_\_

# of 4-Bit Shift registers [ SISO, SIPO, PIPO ]

Aim: To design & implement 4-Bit shift registers such as SISO, SIPO, PIPO.


Components req. :-

S.no.	Component	Specification	quantity
1.	D- flop flop	IC 7474	2
2.	Digital tr. kit	-	1
3.	Connecting wires	-	few.


Theory:-

(a) SISO (Serial in - Serial out).

Block diagram:-



IC 7474 pin diagram:-



Teacher's Signature \_\_\_\_\_


Truth table :-

Clock pulse no.	D	$\theta_3$	$\theta_2$	$\theta_1$	$\theta_0$	$\theta$
0	0	0	0	0	0	0
1	1	1	0	0	0	0
2	1	1	1	0	0	0
3	0	0	1	1	0	0
4	1	1	0	1	1	1
5	0	0	1	0	1	1
6	0	0	0	1	0	0
7	0	0	0	0	1	1
8	0	0	0	0	0	0

Logic diagram :-

PRE


Data O/P.



Teacher's Signature \_\_\_\_\_

(b) SIPo (Serial in - Parallel out). :-



Block diagram:-



Truth table :-


Clock pulse no.	D	$Q_3$	$Q_2$	$Q_1$	$Q_0$
0	0	0	0	0	0
1	1	1	0	0	0
2	1	1	1	0	0
3	0	0	1	1	0
4	1	1	0	1	1
5	0	0	1	0	1
6	0	0	0	1	0
7	0	0	0	0	1
8	0	0	0	0	0

Teacher's Signature \_\_\_\_\_

Logic diagram:-(c) Pipelined Parallel in - Parallel out :-Truth table :-

Clock pulse no.	$D_3$	$D_2$	$D_1$	$D_0$	$Q_3$	$Q_2$	$Q_1$	$Q_0$
0	0	0	0	0	0	0	0	0
1	0	0	1	1	0	0	1	1
2	1	0	1	0	1	0	1	0
3	1	1	0	0	1	1	0	0
4	1	0	0	1	1	0	0	1

Teacher's Signature \_\_\_\_\_



### Procedure :-

- 1). Place the IC on the IC trainer kit
- 2). Connect the V<sub>c</sub> and ground to respective pins of IC trainer kit.
- 3). Connections are given as per the logic diagram.
- 4). Connect the inputs to the input switches provided in the IC trainer kit.
- 5). Connect the outputs to the switches of output LEDs.
- 6). Apply various combinations of input according to truth table.
- 7). Observe the condition of output LEDs and verify the truth table.

### Result

The 4 bit shift registers as S1P0, S1S0, P1P0 are constructed using flip flop (IC 7474) and their truth tables are verified.

✓

Teacher's Signature \_\_\_\_\_

Implementation of consecutive three ones detector using Verilog HDL.

Aim:- To create a simple FSM that can detect three ones using verilog HDL and verifying it using truth tables and the diagram.

Software Required :- ModelSim FGPA Starter Edition 18.1 Intel

### Theory

Truth Table .

An	Bn	C (Input)	D (Output)	An+1	Bn+1
0	0	0	0	0	1
0	0	1	0	0	1
0	1	0	0	1	0
0	1	1	0	1	0
1	0	0	0	1	1
1	0	1	0	1	1
1	1	0	0	0	0
1	1	1	1	0	0

Teacher's Signature

**Procedure :-**

- 1). Open Modelsim
- 2). layout → Reset
- 3). File → New → Folder → Name Folder → OK
- 4). File → New Project → Select Folder → OK
- 5). Create new file
- 6). Write the programs.
- 7). Compile → Compile Selected
- 8). Simulate → Start Simulation
- 9). Click each of input and force required values.
- b). Verify with truth table .


~~Result :- The FSM based detector is verified and with truth table and FSDI diagram.~~

paper which are most suitable for automated  
soft paper

1) suitable material 2) soft label

way  
soft

FSM diagram (Mealy).



messy

2.5

## Automatic Traffic Light using Verilog HDL.

**Aim -** To create an automatic traffic light which gives colors in the waveform using verilog HDL.

**Software Required :-** ModelSim htl 18.1 FGPA Starter Edition.

### Theory

#### Truth Table

Present State		Input C	Output			Next State	
A	B		G	Y	R	A <sub>n</sub>	B <sub>n</sub>
0	0	0	X	X	X	0	0
0	0	1	1	0	0	1	0
0	1	0	0	1	0	0	0
0	1	1	0	1	0	0	0
1	0	0	0	0	1	0	0
1	0	1	0	0	1	0	0
1	1	0	X	X	X	X	X
1	1	1	X	X	X	X	X

~~II condition isn't there according to FSM logic.~~

Procedure :-

- ⇒ Open Model Sim
- ⇒ Layout → Reset
- ⇒ File → New → Folder → Name Folder → OK
- ⇒ File → New Project → Name → Because → Select the file
- ⇒ Create new file
- ⇒ Write the program
- ⇒ Compile selected and start simulation
- ⇒ Check for output while forcing values.
- ⇒ Verify using truth tables.

~~Result :- The creation of an automatic traffic light system using FST logic in verilog HDL and verified using truth table and diagrams.~~

~~Top~~

Teacher's Signature \_\_\_\_\_

```
C:/intelFPGA/18.1/traffic.v (/traffic_light) - Default
Ln# 1 module traffic_light (clk,reset,in,red,yellow,green);
2
3     input wire clk,reset,in;
4     output reg red,yellow,green;
5
6     parameter IDLE=2'b00;
7     parameter ONE=2'b01;
8     parameter TWO_ONES=2'b10;
9     parameter THREE_ONES=2'b11;
10
11    reg [1:0] current_state,next_state;
12
13    always @ (posedge clk or posedge reset)
14    begin if (reset)
15    begin
16        current_state<=IDLE;
17    end
18    else begin
19        current_state<=next_state;
20    end
21    end
22
23    always @ (*)
24    begin
25        case (current_state)
26
27        IDLE:begin
28            if (in==1) begin
29                next_state = TWO_ONES;
30                green=1'b1;
31                red=1'b0;
32                yellow=1'b0;
33            end
34            else begin
35                next_state=IDLE;
36                green=1'bx;
37                red=1'bx;
38                yellow=1'bx;
39            end
40        end
41
42        ONE:begin
43            if (in==0) begin
44                next_state = IDLE;
45                green=1'b0;
46                red=1'b0;
47                yellow=1'b1;
48            end
49            else begin
50                next_state=IDLE;
51            end
52        end
53
54
55
```

```
C:\IntelFPGA\18.1\ADD.v (/detect_three_ones) - Default * =====
```

Ln#	
1	module detect_three_ones(clk,reset,in,out);
2	
3	input wire clk,reset,in;
4	output reg out;
5	
6	parameter IDLE=2'b00;
7	parameter ONE=2'b01;
8	parameter TWO_ONES=2'b10;
9	parameter THREE_ONES=2'b11;
10	
11	reg [1:0] current_state,next_state;
12	
13	always @ (posedge clk or posedge reset)
14	begin if (reset)
15	begin
16	current_state<=IDLE;
17	out<=0;
18	end
19	endbegin
20	current_state<=next_state;
21	end
22	end
23	
24	always @ (*)
25	begin
26	case(current_state)
27	IDLE:begin
28	if (in==1) begin
29	next_state=ONE;
30	end
31	else begin
32	next_state=IDLE;
33	end
34	out=l'b0;
35	end
36	
37	ONE:begin
38	if (in==1) begin
39	next_state=TWO_ONES;
40	end
41	else begin
42	next_state=IDLE;
43	end
44	out=l'b0;
45	end

```

TWO_ONES:begin
if (in==1) begin
  next_state=THREE_ONES;
end
else begin
  next_state=IDLE;
end
out=l'b0;
end

THREE_ONES:begin
if (in==1) begin
  next_state=THREE_ONES;
end
else begin
  next_state=IDLE;
end
out=l'bl;
end

default:begin
  next_state=IDLE;
  out=l'b0;
end
endcase
end

endmodule

```

