CSE331 HOMEWORK #4



BİLAL YALÇINKAYA 1901042643 Control Unit: This module runs according to jpeg i attached which is karnaugh maps of opCodes. But in jpeg it goes op3op2op1op0 while in code it goes op0op1op2op3 so i hope its not gonna make a confusion.

Deconstruct Instruction: This module takes 16 bit instruction and outputs its opcode,rs,rt,rd,func,imm.

Instruction Memory: At start it reads all instructions from dat file and records it to reg array and at every negedge of clock reads next instruction from reg and outputs it.

IsEqual: Takes 2 numbers, Xnors every pair and 'and' them to find out is numbers are equal.

Memories: Holds 64 of 32bit numbers at reg. At start instantiates variables by assign all 0. if MemRead is positive gets data from wanted memory. If clock is positive and MemWrite is 1 then writes data to wanted Address.

PC Adder: This is for incrementing Program Counter 1 or if BEQ or BNE comes increment according to Immidiate number. If branch and isequal is both 1 then output PC + 1 + extendedImm else PC + 1.

Registers: Holds 8 of 32bit numbers at reg. instantiate variables respectively 0,1,2,3,4,5,6,7. Reads data at every posedge or negedge to R[rs] and R[rt] to outputs. If clock is positive, writeRegister is not 0 because R[0] is zero register(can't be changed) and RegWrite is 1 then write data to wanted register.

Sign Extender: Extends 6 bit Immidiate to 32 bit number signed number.

ALU: Takes Rs and Rt(or imm) and calculates all possible results of opCode(or Func) and mux all of them according to opCode for output.

CONTROL UNIT

Opcode	ALUSRU	Branch	Mem Read	Mem	MentoRig	Reg	RegDes
0000	D	0	0	0	0	1	1
0001	1	0	0	0	0	1_	0
0010	1	0	0	0	0	1	0
0011	1	0	0	0	0	1	0
0100	1	0	0	0	0	1	0
0101	0	1	0	0	\times	0	\prec
0110	0	1	0	0	X	0	X
0111	1	0	0	0	0	1	0
1000	1	0	1	0	1	1	0
1001	1	0	0	1	X	0	7

$$\frac{99900001110}{310} = 320+321+321+310+210+321$$

$$\frac{11}{10} = 3210+321$$

$$\frac{11}{10} = 3210+3210$$

Mem red = 32 10 Mem write = 32 10

Opo Opr ()	01	11	10	=> Regwrite=32+10+310
00 (1			
10	1	X	\star	RegDes-JZ10

TESTBENCHES

Control Unit

```
VSIM 17> run

# opCode = 0000, RegDst = 1, ALUSrc = 0, MemtoReg = 0, RegWrite = 1, MemRead = 0, MemWrite = 0, Branch = 0

# opCode = 0001, RegDst = 0, ALUSrc = 1, MemtoReg = 0, RegWrite = 1, MemRead = 0, MemWrite = 0, Branch = 0

# opCode = 0010, RegDst = 0, ALUSrc = 1, MemtoReg = 0, RegWrite = 1, MemRead = 0, MemWrite = 0, Branch = 0

# opCode = 0011, RegDst = 0, ALUSrc = 1, MemtoReg = 0, RegWrite = 1, MemRead = 0, MemWrite = 0, Branch = 0

# opCode = 0100, RegDst = 0, ALUSrc = 1, MemtoReg = 0, RegWrite = 1, MemRead = 0, MemWrite = 0, Branch = 0

# opCode = 0101, RegDst = 0, ALUSrc = 0, MemtoReg = 0, RegWrite = 0, MemRead = 0, MemWrite = 0, Branch = 1

# opCode = 0110, RegDst = 0, ALUSrc = 0, MemtoReg = 0, RegWrite = 0, MemRead = 0, MemWrite = 0, Branch = 1

# opCode = 0111, RegDst = 0, ALUSrc = 1, MemtoReg = 0, RegWrite = 1, MemRead = 0, MemWrite = 0, Branch = 1

# opCode = 1000, RegDst = 0, ALUSrc = 1, MemtoReg = 0, RegWrite = 1, MemRead = 0, MemWrite = 0, Branch = 0

# opCode = 1000, RegDst = 0, ALUSrc = 1, MemtoReg = 0, RegWrite = 1, MemRead = 0, MemWrite = 0, Branch = 0

# opCode = 1000, RegDst = 0, ALUSrc = 1, MemtoReg = 0, RegWrite = 1, MemRead = 0, MemWrite = 0, Branch = 0

# opCode = 1000, RegDst = 0, ALUSrc = 1, MemtoReg = 0, RegWrite = 1, MemRead = 0, MemWrite = 1, Branch = 0
```

Memories

Registers

MAIN TESTBENCH

```
🖳 Transcript ===
# PC: 0000001
run
# PC: 0000010
run
# 6: 00000000000000000000000000000000110
# 7: 000000000
# PC: 0000011
```

```
# Rs = 001, Rt = 010, Rd = 001, Func = 001 | ADD 010 with 010 = 100 | write it to register 001
# PC: 0000100
# PC: 0000101
run
# Rs = 011, Rt = 101, Rd = 101, Func = 010 | SUB 011 with 101 = 001 | write it to register 101
PC: 0000110
# Rs = 011, Rt = 110, Rd = 011, Func = 011 | XOR 011 with 110 = 101 | write it to register 011
# ALUResult: 000000000000000000000000000000000001, Instruction: 000001110011011, opcode: 0000, func: 011, rs: 011, rt: 110, rd: 011, imm: 011011
# PC: 0000111
```

```
# Rs = 100, Rt = 010, Rd = 100, Func = 011 | XOR 100 with 010 = 110 | write it to register 100
PC: 0001000
run
# Rs = 000, Rt = 001, Rd = 001, Func = 100 | NOR 0 with 0 = 1 | write it to register 001
ALUResult: 0000000000000000000000000000000000, Instruction: 000000001001100, opcode: 0000, func: 100, rs: 000, rt: 001, rd: 001, imm: 001100
# PC: 0001001
# Rs = 001, Rt = 001, Rd = 001, Func = 100 | NOR 1 with 1 = 0 | write it to register 001
# PC: 0001010
# Rs = 100, Rt = 111, Rd = 111, Func = 101 | OR 110 with 101 = 111 | write it to register 111
# ALUResult: 00000000000000000000000000000011, Instruction: 00001011111101, opcode: 0000, func: 101, rs: 100, rt: 111, rd: 111, imm: 111101
7: 000000000000000000000000000000111
# PC: 0001011
Rs = 101, Rt = 110, Rd = 001, Func = 101 | OR 001 with 110 = 111 | write it to register 001
0000000000000000000111, Instruction: 0000101110001101, opcode: 0000, func: 101, rs: 101, rt: 110, rd: 001, imm: 001101
# 1: 0000000000000000000000000000000111
7: 0000000000000000000000000000000111
# PC: 0001100
תנויו
Opcode = 0001, Rs = 111, Rt = 001, imm = 001111 | ADDI 111 with 1111 = 10110 | write it to register 001
ALUResult: 000000000000000000000000000110,Instruction: 0001111001001111,opcode: 0001, func: 111, rs: 111, rt: 001, rd: 001, imm: 001111
7: 00000000000000000000000000000111
# PC: 0001101
run
7: 00000000000000000000000000000111
# PC: 0001110
 ode = 0010, Rs = 001, Rt = 100, imm = 010101 | ANDI 10110 with 010101 = 10100 | write it to register 100
# PC: 0001111
```

```
Opcode = 0010, Rs = 111, Rt = 011, immm = 101100 | ANDI 111 with 101100 = 000100 | write it to register 011
7: 00000000000000000000000000000111
# PC: 0010000
run
# Opcode = 0011, Rs = 101, Rt = 100, imm = 010101 | ORI 1111111111111111111111101010 with 010101 = 1 | write it to register 100
ALUResult: 1111111111111111111111111111111111, Instruction: 0011101100010101, opcode: 0011, func: 101, rs: 101, rt: 100, rd: 010, imm: 010101
7: 000000000000000000000000000000111
# PC: 0010001
run
# Opcode = 0011, Rs = 001, Rt = 010, imm = 000001 | ORI 10110 with 000001 = 010111 | write it to register 010 
# ALUResult: 0000000000000000000000000000111, Instruction: 0011001010000001, opcode: 0011, func: 001, rs: 001, rt: 010, rd: 000, imm: 000001
4: 11111111111111111111111111111111111
7: 00000000000000000000000000000111
run
4 2: 0000000000000000000000000000010111
5: 11111111111111111111111111111111111
PC: 0010011
7: 000000000000000000000000000000111
# PC: 0010100
run
# Opcode = 0111, Rs = 000, Rt = 001, imm = 000000 | SLTI 000000 with 000000 = 0 | write it to register 001 
# ALUResult: 000000000000000000000000000000000,Instruction: 011100001000000,opcode: 0111, func: 000, rs: 000, rt: 001, rd: 000, imm: 000000
2: 00000000000000000000000000000010111
7: 00000000000000000000000000000111
# PC: 0010101
# Opcode = 0111, Rs = 001, Rt = 001, imm = 000010 | SLTI 000001 with 000010 = 1 | write it to register 001
7: 000000000000000000000000000000111
run
7: 0000000000000000000000000000000111
# PC: 0010111
```

```
# Opcode = 0101, Rs = 001, Rt = 001, imm = 000001 | BEQ 011 with 101 = 001 | jump to PC + 1 + 000001
7: 00000000000000000000000000000111
# PC: 0011001
run
# Opcode = 0110, Rs = 000, Rt = 000, imm = 000111 | BNE 0 with 0 = 0 | don't jump to PC + 1 + 000111
# PC: 0011010
# Opcode = 0110, Rs = 001, Rt = 100, imm = 000001 | BNE 001 with 100 = 1 | jump to PC + 1 + 000001
2: 00000000000000000000000000000010111
7: 000000000000000000000000000000111
# PC: 0011100
Opcode = 1001, Rs = 001, Rt = 111, imm = 000000 | SW register 111 to memory 001 + 000000

ALUResult: 00000000000000000000000000000001,Instruction: 1001001111000000,opcode: 1001, func: 000, rs: 001, rt: 111, rd: 000, imm: 000000
7: 00000000000000000000000000000111
# PC: 0011101
תנויו
# Opcode = 1001, Rs = 000, Rt = 110, imm = 000010 | SW register 110 to memory 000 + 000010
7: 000000000000000000000000000000111
# PC: 0011110
M[1]: 00000000000000000000000000000111
run
   = 1000, Rs = 001, Rt = 001, imm = 000000 | LW memory 001 + 000000 to register 001
2: 0000000000000000000000000000010111
# 6: 00000000000000000000000000000110
7: 000000000000000000000000000000111
# M[1]: 0000000000000000000000000000000111
run
1: 0000000000000000000000000000000111
# PC: 0100000
```