In the name of God

HOMEWORK #3
(Arithmetic)

Computer Architecture


Dr.Beitolahi Spring 1401

Designers: Zahra Amiri – Reza Alidoost

Deadline: 1401/02/11

## Notes:


- 1. Do the homework with your own information.
- 2. Any similarity between solutions reduces 1 point from overall point of your assignments.
  - 3. No submissions will be accepted after the announced deadline.




## Implementation

1- Implement the following multiplier with VHDL, assuming that multiplicand and multiplier is respectively 8- and 6-bits **signed** integers.

Give an example and run the algorithm on the paper. Write all iterations to calculate the answer.



2- Implement the following optimized division circuit with VHDL.



3- Implement an ALU with multiplier and adder for the following floating-point representation.
Suppose you have a new standard representation for 16-bits floating-point that use 7 bits for exponent and 8-bits for the fraction part (1 bit is used for sign).
Good luck ☺