Single Thread, OpenMP and CUDA Benchmarking Based on Vanilla Computer Vision Pipeline

Aytekin Erdogan

Middle East Technical University/ Ericsson

MSc Student/ Software Developer

aytekin.erdogan@metu.edu.tr/ aytekin.erdogan@ericsson.com

Abstract—In this study, we have desinged a vanilla computer vision pipeline based on convolution, batch normalization, activation layer. We have coded the pipeline for cuda, single thread cpu and openmp frmo scratch. We measure the performance of each methods based on timing.

Index Terms—cuda, openmp, benchmarking, computer vision

I. INTRODUCTION

In the age of parallel computing and era of AI, a question comes to mind "Can all the processes be made parallel? If so, what is the performance improvement of parallel computing in terms of timing?" In this study we aim to answer these questions. We will be carrying out a similar study as in the case of [1]. In the context of this concern, a benchmark on parallel programming libraries and frameworks will be done based on a vanilla computer vision ¹ pipeline.

II. PROBLEM DEFINITION

We would like to create a timing benchmark of cuda, openACC openMP/MPI and single thread implementation of a vanilla Convolutional Neural Network from scratch. In a supervised image classification/segmentation task within the context of machine learning, a model is trained on input-output pairs, where inputs are images and outputs are corresponding classes and/or images. For this project we will be implementing the basis of such systems. At first stages, we will be implementing the forward pass steps consisting of:

- Image Preprocessing
- Batch Normalization
- 2D Convolution layers,
- Activation (ReLU) layers,

For this purpose, several deep learning layers must be implemented by understanding their basics such as convolution, batch normalization and activation layers. Later, possible test setups must be written to report the output results and timing for these codes. Solution pipeline can be given as:

A. Preprocessing Step

Let X is a set of grayscale images whose dimensions are [B, W, H, 1]. Here, B indicates the batch size of this list. As expected, W and H denote the spatial resolution of images. Hence, we would like to utilize the processing power fully,

¹The code is available at: https://github.com/aytekine/ComputerVisionCuda

we will operate on multiple images at the sametime (e.g., 32 images, thus B=32) and resize them into the same resolution (e.g., W=512 and H=512) by leveraging OpenCV library or different libraries. For simplicity we plan to work on single channel images at first stages. So, we will convert them into grayscale images for simplicity (i.e., channel size is 1). Later, they will be concatenated to form the batch list X whose dimensions are [B, W, H, 1].

B. Convolution Layer

This layer takes a set of images X and a set of kernels W (i.e, [K, L, 1, C]) as input and computes a representation Y whose dimensions are [B, W, H, C]. This basically computes a convolution operation between images and kernels. For the parameter of the convolution kernel we will predefine kernels since we plan first to create an inference pipeline and then a learning network. For predefined kernels we plan to use W as [[1, 2, 1], [0, 0, 0], [-1, -2, -1]] and [[0.11, 0.11, 0.11], [0.11, 0.11], [0.11, 0.11]. Note that individual kernels also will be concatenated and formed as [3, 3, 1, 2].

C. Batch Normalization Layer

This layer takes the output of convolution layer Y and estimates a normalized representation denoted as Z. Similarly, the dimensions of the output are [B,W, H, C]. Basically, mean and variance values are estimated by considering B, W and H channels. Note that the last channel (C) is not used in the calculation of mean and variance values. Hence, the mean and variance dimensions are C. Later; the input data Y is normalized with these values.

D. Activation Layer

Similarly, the output of batch normalization layer Z is fed to this layer and the output is denoted as V where the dimensions are [B, W, H, C]. Note that this layer is a pixel-wise operation and a simple function V=max(Z,0) can be utilized where the values less than zero are set to 0.

E. Visualization

The output of activation layer V must be visualized for each channel and image (i.e., [W, H, 1]).

III. LITERATURE REVIEW

Similar studies, regardless of computer vision tasks, are carried out in literature. For example in [1], the author compared the serial CPU, CUDA, OpenMP and MPI packages for a vanilla matrix summation task. For the comparison the results are shared as:

- OpenMP vs Serial CPU: 7.1x faster CudaSlow vs Serial CPU: 10.5x faster
- CudaFast vs Serial CPU: 82.8x faster
 CudaSlow vs OpenMP: 1.5x faster
 CudaFast vs OpenMP: 11.7x faster

where CudaFast and CudaSlow two different algorithms with different compute times.

Considering the cuda implementations for computer vision tasks, exploiting parallelism is a common strategy for accelerating convolution. Parallel processors keep getting faster, but algorithms such as image convolution remain memory bounded on parallel processors such as GPUs. Therefore, reducing memory communication is fundamental to accelerating image convolution. To reduce memory communication, in study [2], they reorganized the convolution algorithm to prefetch image regions to register, and claimed to do more work per thread with fewer threads. Depending on filter size, they claimed their speedups on two NVIDIA architectures range from 1.2× to 4.5× over state-of-the-art GPU libraries. As in the case of study [3], there are lots of benchmarking studies which tend to compare different implementations of the same algorithm on GPU. In [3], they propose a new implementation of convolution operation which limits the memory back and forth operations with adaptive tiling operation. Same algorithmic approach also applies for study [4] and [4]: in study [4] by leveraging spatially-varying kernels they also implement a convolution operation benchmark based on gpu. In study [5] they implement a gaussian filtering and give a performance benchmark.

IV. LIMITATIONS

In order to have a fair comparison, we should be able to implement the same vanilla network for all cuda, openacc, openmp and CPU code while fully utilizing the capabilities of each hardware and algorihm in terms of bandwidth and computation resources.

V. SOLUTION PIPELINE

As discussed earlier we will be implementing a simple computer vision project from scratch both on single thread cpu, multithread with openMP and CUDA. Algorithm block diagram can be seen at the Figure 1.Each and every solution consists of the following steps:

- Preprocessing (input: image directory output: X[B,W,H,1])
- Convolution Layer (input: X[B,W,H,1], W[K,L,1,C] output: Y[B,W,H,C])
- Batch Normalization (input: Y[B,W,H,C] output: Z[B,W,H,C])

- ActivationActivation Layer (input: Z[B,W,H,C] output: V[B,W,H,C])
- Visulization (input: V[B,W,H,C] output: each img[W,H,1])




Fig. 1. Computer Vision Pipeline used for benchmarking.

VI. EXPERIMENT DETAILS

In this part of the report we will be talking through the implementation of each algorithm on cpu, openMP and CUDA. For the sake of comparison instead of already available built-in library functions, we would like to implement each layer from scratch.

For instance, for the single thread cpu part: there is already available std::convolution and boost::convolution algorithms, which are capable of using multithread implementation implicitly. This situation may cause a problem on a fair comparison since we are trying to compare single thread cpu, multithread cpu and gpu.

- a) Preprocessing Step: We will operate on multiple images at the same time (e.g., 32 images, thus batch size (B) is 32) and resize them into the same resolution (e.g., W=512 and H=512). Output is X with dimensions [B, W, H, C].
- b) Convolution Layer: This layer takes a batch of images X and a set of kernels W (i.e, [K, L, 1, C]) as input and computes a representation Y with dimensions [B, W, H, C]. This basically computes a convolution operation.
- c) Batch Normalization Layer: This layer takes the output of convolution layer Y and estimates a normalized representation Z using mean and variance across batch and spatial dimensions.
- d) Activation Layer: Similarly, the output of batch normalization layer is fed to this layer. Output dimensions are [B, W, H, C]. This layer is a pixel-wise operation and a simple function V=max(Z,0).
- e) Visualization: The output of activation layer must be visualized for each channel and image (i.e., [W, H, 1]).

VII. RESULTS

For the hardware, we have complited the tests on the following hardware and test configuration:

- CPU: Intel i7 10710UJ CPU @1.1 GHz 12 CPU
- GPU: nvidia RTX3050 Ti Laptop GPU
- Batch size: 4
- Total Image Number: 28
- Input Image Size: 1908 x 1200

As promised, a vanilla computer vision pipeline is tested and timed on different hardware selection. Timing results can be seen at Table I. By the help of Table I we have generated the Table II which shows the speed up when compared to the each other. For the cuda part, used grid size, block size, memory usage and any relavent details are given at the Figure 2.




Fig. 2. Nsight Profiler

According to table, all images are seperated by grids, while convolution kernels, mean and variance calculations, activation layers are seperated by blocks.

TABLE I METHODS' TIMINGS

Computer Vision	HW Occupation Times in ms			
Modules	Single Thread CPU	OpenMP(12 thread)	CUDA	
Preprocess	35.6	20.6	NA	
Convolutions	1401.1	299.7	13	
Batch Normalization	422.9	131.7	63	
ReLU	1054.8	1001.8	1	
Overall Timing	2914.4	1453.1	68	

TABLE II METHODS' SPEED-UP

Computer Vision	Speed-Ups compared to each other			
Modules	CPU to OpenMP	CPU to CUDA	OpenMP to CUDA	
Preprocess	1.72	NA	NA	
Convolutions	4.67	107.77	23.1	
Batch Normalization	3.21	6.71	2.1	
ReLU	1.1	1054.8	1001.8	
Overall Timing	2.0	42.85	21.4	

A. Nsight Profiler Suggestions

It is also wise to state that those implementations are not optimized and can be optimized as follows:

• Some of kernels are utilizing greater than 80.0% of the available compute or memory performance of the device. To further improve performance, work will likely need to be shifted from the most utilized to another unit.

- Some kernel's theoretical occupancy is not impacted by any block limit. The difference between calculated theoretical (100.0%) and measured achieved occupancy (86.8%) can be the result of warp scheduling overheads or workload imbalances during the kernel execution. Load imbalances can occur between warps within a block as well as across blocks of the same kernel.
- Some kernel grids are too small to fill the available resources on this device, resulting in only 0.1 full waves across all SMs.
- Some kernel's theoretical occupancy (66.7%) is limited by the required amount of shared memory which is limited by the number of required registers.

VIII. CONCLUSION

We have successfully completed the experiments based on the pre-defined computer vision pipeline. In the mean time, we have implemented all pipeline from scratch. Due to fact that, algorithms are not optimized based on the hardware configuration. The reason behind this choice is: not to test how well the CUDA's optimized X algorithm outperform the single thread cpu's optimized Y algorithm. Our aim is to test compare the timing of a set of operation on different computing method. As further studies, cuda code can be optimized as suggested by the Nsight code profiler.

REFERENCES

- [1] https://forums.developer.nvidia.com/t/when-to-use-serial-cpu-cudaopenmp-and-mpi/48379
- [2] F. N. Iandola, D. Sheffield, M. J. Anderson, P. M. Phothilimthana and K. Keutzer, "Communication-minimizing 2D convolution in GPU registers," 2013 IEEE International Conference on Image Processing, 2013, pp. 2116-2120, doi: 10.1109/ICIP.2013.6738436.
- [3] B Werkhoven,"Optimizing convolution operations on GPUs using adaptive tiling" 2018 IEEE International Conference on Image Processing, 2018, pp. 1916-1920.
- [4] Hartung, S., Shukla, H., Miller, J. P., Pennypacker, C. (2012, September). GPU acceleration of image convolution using spatially-varying kernel. In 2012 19th IEEE International Conference on Image Processing (pp.1685-1688). IEEE.
- [5] K. Preethi and K. S. Vishvaksenan, "Gaussian Filtering Implementation and Performance Analysis on GPU," 2018 International Conference on Inventive Research in Computing Applications (ICIRCA), 2018, pp. 936-939, doi: 10.1109/ICIRCA.2018.8597299.