
## Lab 4

# **Block diagram**

\*Deployed on basys3 fpga board



### **Deployed on basys3 FPGA**

With custom Axi peripheral for doing subtraction **Utilization** 

Resource	Utilization	Available	Utilization %
LUT	1651	20800	7.94
LUTRAM	138	9600	1.44
FF	1849	41600	4.44
BRAM	32	50	64.00
Ю	36	106	33.96
MMCM	1	5	20.00

#### **Power**

Power analysis from Implemented netlist. Activity derived from constraints files, simulation files or vectorless analysis.

Total On-Chip Power: 0.223 W

Design Power Budget: Not Specified

Power Budget Margin: N/A

Junction Temperature: 26.1°C

Thermal Margin: 58.9°C (11.7 W)


Effective 9JA: 5.0°C/W

Power supplied to off-chip devices: 0 W


Confidence level: Low

Launch Power Constraint Advisor to find and fix

invalid switching activity



### **Vitis**



MAX = 80 RESULT = 80 - 50 = 30

LED = MULTIPLE LEDS SHOULD BE TURN ON

