Videal DFT Working Son chains LOS/LOC is Virion of VLSI derign Zis amplementing Low Power Ases Billions) millione of Switches in ASIC FLOW - Deign - Specification L. Vorification Testability: Syntheis Chicking defects Signaff Good IC Defection Il Packaging x Texting Pau Tus True Pau (Text Escape) (Yield LOM) True Reject them is Good Teeting Voltage 25 6mm b/w chip & external world. PIN > JIP80/P of any cell that is instantaneous in any design PORT -> JINB OIP

Clock Gesting ? Sum off the clock to modules Integrated Clock Crating to avoid alixher -ve level
Ton Cells Lath FF Edge-Not sour, not in library will be seen, enelle sig Clock Inserting test Structure into 9 Leign to detect - (-defects) in Width, Hickney --- Proces Variation Randon Implement Engineer work? disportaction 0.c. E Don't check S.C.-They check quality - -

Meda Stability -> 0/Pg asscillater blue (had of DFT Engineer) 081. Meximezation of Test Coverage
Fault " of No. of Text Patterns Minimization of fest & Creneration time effort (W/O DFF) what will youdo?

Functional

Texting (PI & P6) more
fest
Pattern. (ATE) Automatic Test Equipment PIN Comparator of Compare test result with Factors Consider for testing (09) Crolden rulet

Simitations of Testing + Chip -Not burn Tester -> Should n't Damage Coystal ascillator for better Price 10MHz to 200MHz

•

DFTE ngineer	fun ational	Verification
Will take lentime to chick Have more	More to	me tocheck
Contro Mability & Observability Reg. leu Pattern to test the chip	Hove len _	
Defect ? Unintended Coa	exation ATPG detion Simular No tin	^ .
Exord? Deviation of expec		
DFT -> Goth Goon Vector -> Pattern Back	f - end \rightarrow P	72) imple
Def -> Delay ff/Dada Net -> Wire Connection Net list? -> Group of	FF	

Why (ATE limites higher free)? big of high test Cost Based on How will you get high forg. I thou (PLL) Texter -> (OCC) = Based Tester Verification VR Texting? Verifier - Functionality - Design RTL file __ S Crate Nethist?

Sevel Sevel Wethist?

Where Xilinx wing derd beach Mainly, Verilog ___ and Devel behavioral Verilog Cole RTL VS Od sprified how Rehavior of the dada flows 610 higher level of Abosto action, Registers & Logic Crates. W/o sportfying details of he role ase Implementation

Scan Insertion Converting Ther ting (2*1 Mux) Stitch Scan FFs to Scan chain (9 to SI path) Scan Chain Oper? -> No. of cek = No of Pulsa FF3 Scan IN Scan Capture Shifting a SE=1-Clk Pulse =1 Serial x Patrallel Simulation () t () + () Load + Capture + Unload Independent on Flop defend on Flop

Vectors than (Functional) DFT seg. len Only 23 = 8 Victors

3 vectors To gain (on to Dlability) &

Observability Scan Insertido ? why. Ability to observe Ability to drive the sesponse each & every not with either o or 1 value Side. PFT Condition 2/ Howard Clock & Drive from
Reset Top levels Scan alls / Designs - s Mux- D San all _ s LSSD Scan all (2 latcher) L' Full Partial Covel fencitive scan duign Partition Scan Methodologies ____ Top-down Flet Bottom-up Heirarchol hell Son) — s AII Storage elements — Scan
Comb. ATPG used cells
fartfal (Son) — Subject of Subject of Scan
Benefit Seq. ATPG used
Highly Automated
Effective Predictable Assured Quality

Jean all mode Normal 0 0 functional Shift DFT Capture Flow / Insertion Jedy Phase Read Analysis " DRC Insertion " Duffuts Report Inputs Scan all Report Cratelevel Nethirt Scan def file " chain " Scan Inserted rethint Lib file ATPG DOLYE Script/Do file • DRD) Pn Scan Insertion 1 **C** X-Source **C** & Fredback loop C Set/Reset Potential 6 -Con too llabitity Bus Contention

Edge Mixing both I - ve edge + edge fleps fleps Domain = clock Mixing wiring (ffs) with diff. San clucks. Control sign during Scan

Ok, 784, SE, TE

Problems

Performance overhead

Performance overhead Tie-State Buffer: Two or Buses drives force

opp. logic onto 9

bus.

Bus keeper: Holds

Previous

Value

Value Dunny Cyclo Onbalanced will add Scan DEF File tells Starting flops of emoling light used by PD team thangs format

fulu for Scan Chain Reorder: 1) Don't Recorder flops blw _____s Sun Floor which has 9) lock up latch blw them 3 Ist file for PD team. Scan Sub cheins existing chain to Poe-existing Type of JIPs from

No. of Scan Chains & Channely Decided how?

no. of external

1/0 pins of

To load dedg in ff -> After, Capture

that

(36) Lockup latch? Is used to avoid clock skew salso provide helf Cycle delay? Whenever the x-re flops are there is some scan chain; tool will add Lockup Leten in scain chain. s minger two diff. Clock domains in Same scan chain. LOS/LOC both test transition Captuse Launch on Louds during (functional mode) Shift Operation during (Scan mode) Ceptuse Operation May sig. additional. (Simpler) test gene Power [] HIGHER LOWER user - Shift Clocking - functional Clocks Consecutive obift yeles @ high E feed

O(C) 10 W/O OCC WE can't generate two pulses > USE OCG -> to get fast clock on Mex Beg. Jykes Ostanolerd Occ is ineid the IP.

Q Pasent (child) occ is ineid the IP.

q cts like o buffer.

So Syn Occ generate pulse for intent. (5) Cascaded DCC -> fact sequential ATPG Mex.no. pulses by OCC -> 6/8. . * may be more. Clock Skw? Diff. 61w time taken by clk due to deach (9) Cophise Flop
Multiple Clock
Jomeins. Dhow Solve while Shifting? Dhow Solve while Shifting? Dhow Solve while Shifting? Adding tokup latch

Amat of clock from foura of the to Sink Clh is Latency. SE=1 (Shift) FIP SE=0 (apture) 1000 Son-oud Sign-IN clock TM=0 OCC will be byfass
TM=1 OCC will active FAST-CAP_MODE Mode Select Sig Scan-UK Scandock (SE=1)

(EDT) Embedded Deterministic Test
Instead Advists. Text time (1)
Asea Data Doll.
Text-Pattern ATE CORT (F)
Volume Package Cart (1)
Test time: No. of # No. of Shift cycle Patterns * clock Period of Scan clock
Feet Volume: No of * No.
Pet Volume: No. of * No. of * Patterns * No. of channels No. of cycles: No. of channels
No. of Ffin (9) Chein Scone
No. of bits in pattern: No. of FF in 9. "
EDT FLOW! B san Register
Sety Chase During load
Suntheries Phase No. of Shipfy
(a) San chain longth with ma (b) Initialization Geles
Jong Unloag
No. of Shifts - G. Scan chain only

tect poor file? Procedure for Shift
Load & Chlord Clocks Freque Func Clock

Design tegn

will decide

will decide Design team will Lecide Multiple Clock Domains? need to insert OCC per domain. Domain mixing will do Scan clocks Conference timing by adding Buffers add _ look up Chain Balancing Dividing eq. No. of Flops into each scan chain for test time -> Shifting operate @ same time.

All Scan Chains -> Operate in > Operation 1121

Mandadory (DFT) Signals Scan Clock Scan Reget (LFSR Logic) Diagonal selation b/w SE TM EDT Update adjacent bit (EDT) Clock wo "Inot get all possible Strang Signall Channel JIP80/P (Phase Shifter logic) EDT Clock EDT Update EDT byposes Better It will Introduce more bit Stream intho SOIP of Still a CLESR which is given get all

possible

to Phese Shister. Flence patterns 988 given from external Logic. combinations. X- Propage if there are some black boxest they aren't by passed during Use Masking Logic ATPG Why decoeler? So that Ley _____ More no. of IIPs Outfuts XOR decoder -> used X-masking whichever sanchain is prop. x it will mask those scan cheins by masking the other IIP of Ano

One hot dacoder? - do debyging enable only one scan chain at a time. & MASK other sian chaim. When / Why Patterine fail during (Lis go for on-hot decoding) (5) Simulation (Mirmatch in Lib file, Netlist,
(6) Manufacturing -> (defect) C C Ose of Bypass Lockup Latch added whenever by by -ve flip followed flops Lockup - Added Domain . So, Sty moves for Latch? Domain . So, Sty moves for EDT clock San domain to when the Lock alamain dursing byfalls C C C Tail Lackup -> Adoled bez Lath: Compressor Cogic whenever we have pipline flo ps. domain Latch: C domain Mixing

Comparador? Basic. Basic ? Allow one /All Scan chains based on mode bit > Xpross? I Hot mesking / X masking based) link -Libraries Target -Exapt (EDT clock) All other bine can be shared with functional kins of the triggested & internal chain clk -s-ve trigg then test Compress adds 2 lestoher


I/P8 Library file DRCS you faced in EDT? K5 KIg K20 K21 K22 DS D7 E4 P6-5 Ratio / omprevion No. of Conternal Chains/No. of How to decide? Check with functional Team Should get the equal Sean chain length by verying

EDT


Vector Pa Hem Fault Simulation. for Logic Simulation Test depends on Test & no. of Chips we Cost: Time can test at a time. test, Prepared before execution of DFT Project by DFT lead. Document I stelle about a) list of blocks by of tester we 6 Overall Architecture uge (slow) Scan clock

*Shift for Shift. (c) How its interlink with other block. (d) Clock Diagram Clock 25 Muz High for @ Reset Structuse may burn Chip. (f) List of DFT No of test Clock delated porty (3) Fist of Blocks No. of functional Clocks B If there exist any third party JP that are controlling a block Fault models we've: JA TOF Bridging, PDF Smell Delay 1000 Defect. CA

(How to find fault?) 1) Agrune a fault 3 Try to get off. value on same net by driving a peration (3) Apply values at input of logic of Justify the Jutputof # (fault Categories) Circuit. 1 Dominance 2 Equivalence (3) Collapsing fault Aliasing? If two un compressed signatures have the Same compressed gignature Type of Algor. Involved: (a) (D Algo)
(b) PODEM - Path Ordented Dockion Meking @ FAN - A Fan oriented Deservability & Analysis FAULT. a) Activation OVERAGE Propogation I will bel in Capture Phase 2 Lustification Calculated in



Levial Patterns Parallel Pattorns More Run time -> Les Difficult Debug -> Eagy Tester deg. Serial Industry need farallel bis Dust Particely Stuck at faults: of Material aging effect Breaking of Wise XPM C All events occurs in one Pattern? C Load Sdis C Fora Pi, Meduse PO Capture, Unload SDO Test we add to improve Coverage Point C Typertion? C C C cont. we add a flop / MUX (o improve C C C



During Scan The core clor/rst - should in the fleps clored in the should Clock gating La Auton - test memories LAISO provide batter on tester. Woalper?) To - scheck Interconnections blow blocks C C Ç C Boundary) To check interconn - - 5/w Chips <u>_</u> Testent MBISI FLOW. Load the Leeign specific requisements Create & process DFT Specification Extract ICL (feat & Process Pattern Specification Simulate & Validate (Notapper Insurtion) ATPh process on very large & complex designs can often be unpredictable

Wrapper Chain!? -> series of som cells connected to the boundary of disign. block that connect to seach Up & o/p of block to be wrapper core! - term applies to physical blocks feeted. Laspose of wooffing a core is to isolate its internal logic. Dedicated wrappers: Inserting adding new wrapper ally wrapper cell on 3/0's but they will (1) Asea Overhead. Solve by Shared Wrappers? using De-using the existing < Shared Wrappers. Extert Logic Cocated (within) the Wrapper chain is tested during internal Heating of

Joint Group Boundary San 1 JTAG 1149.1 for board level Mandator terting Instanction to test interwonnection blu two chips Byfan Sample Pseload Extest INTEST) if you do preload & Sample TMS FSM) on same chip EXTEST) TCK Instruction code (all ok) 16 States TOI Chip 1 TDO Chip 2 TRST (optional) , Sample/Update Cofe ture / Shift -> Preload Sample To sept with TRST, fet [TMS=1 for 5 TCK 10 Chips on board To select Jrd Chip ? First 2 & 4-10 byfaces In Byfass mode, why we need a flop blue TDI --> 700 path? why we can't directly connect TOI to TOO right? if flop isn't there, we can't predict when dates will be blacked for the 2nd chip.

JTAG? Standard Arch. to test the device easily. Lawing TAP Data Register in JTAG? Boundary Scan
Bypass Register *

John Figure Register TAP controller Registery Instruction Set Working of TAP FSM: 16 State -> wooks under control of TCK & TMS. with the help of TMS. - Funder -ve of TCK it is updated to TDO. 1) (Test logic deset) How initialize TAP FSM? by making TAP to wake up D (Tun idle) in (Text-logic-sept) State 3 Februs DR scon Wake up for 21 At give State A' 5 Capture Shi gt Byfors Register? 139 Provides EXIT L Data Register which reduce the Pause Shorfest distance 6/w TOI 8 TOO when EXIT2 path Chip is idle. Clock Pulses (Up date)

by giving consecutive 4's on Tous befet occurs. So, reset is optional. Targetted Testing & Debugging (SIB) (Segment Insertion Bit) which makes byfour possible and Resetting easy while foring Saving the number of Test & Test eyeles time. selective inclusion or exclusion of Segments.

Why veret is optional in ITAG!

Simulation To (Validade) Pattern that are generated & Maring ATPG wherever we've internal cut points do ITTPG Automatic test Pattern 1 Cremitation manufacturing to Lefects _ for a given fault Model. in Real Boduce - fault coverage Report Silicon. Reports 0/Pg TIPR Scan cell Lib file, EDT_top-gate.v Fault List EDT. dofile, Script file Pattern file Reports ATPG FLOW? Sery phase 3 Tool - never megybe Carrent Fralylis Phase