

1.4
Videos


DFT

What is DFT?

Working of Scan chains

What is LOS/LOC MBIST?

Vision of VLSI design



Implementing Billion/ millions of switches in nm

ASIC FLOW

Design - Specification

↳ Code

↳ Verification

Synthesis

DFT

PD

Signoff

Take out

Packaging x Testing

Testability:



Checking defects

	Good IC	Defective IC
Pass Test	True Pass	<u>Test Escape</u>
Fail Test	<u>Yield Loss</u>	True Reject

Reducing them is Good Testing

PAD

Voltage Regulator

↳ conn b/w chip & external world.

PIN → JIPs o/p of any cell that is instantaneous in any design

PORT → JINs o/p

Clock Gating?

Turn off the clock to modules

ICG?

Integrated Clock Gating

to avoid glitches

-ve level
trigger latch

← ICG ^{use} Cells

Latch	FF
Level	Edge -
Not Scan, not in Library	will be Scan, - -
enable s/g	Clock

DFT?

Inserting test structure into a
design to detect -

defects in

achip

Width,
thickness
Vary

Process Variation

Random ~~Implementation~~
Imperfection

O.C.
S.C. - -

Engineers work?

Don't check

functionality

They check quality - -

Media stability

→ o/p of flop

oscillator
blue
0.81.

Goal of DFT Engineer

Maximization of Test Coverage
Fault

Minimization of No. of Test Patterns
test time & Generation effort

W/O DFT

what will you do?

Functional Testing

(PI & PO)

→ More time & more test patterns...

ATE

Automatic Test Equipment

↳ Store Test Patterns.

PIN
electronic

has Comparator

→ Compare test result with available

Factors Consider for testing (o.s.)
Limitations of Testing

Golden result

↳ Chip → Not burn

Tester → should n't Damage

Crystal oscillator

for better price
10MHz to 200MHz

DFT Engineer

Functional Verification

will take less time to check
Have more

More time to check
the chip.

Controllability &
Observability

Have less _____

Req. less Pattern to
test the chip

DFT FLOW

Defect? Unintended
Physical
Difference

Insertion MIST EDT OCC
Scan

Cancellation ATPG Patterns

Validation Simulation - Timing
No timing
↓
Checker
(Logical)

Fault? Logical
Representation
of Physical Defects

Error? Deviation of expected & Obtained Results.
v2

DFT → Both Front-end → RTL Imple

Vector → Pattern Back-end → P.D.

DFF → Delay FF / Data FF

Net → Wire Connection

Net list? → Group of Interconnections

blw ckt
Seq. logic
& comb. gates.

Why ATE limits higher freq?

Based on How will you set high freq. Thru PLL
Tester bcs of high test cost
→ (OCC) =

Verification vs Testing?
Verify correctness of functionality → Design

RTL file → Gate level
Thru Xilinx using test bench
Mainly, Verilog → Gate level

RTL vs Behavioral Verilog Code
Code specifies how data flows b/w Registers & Logic Gates.
Behavior of the ckt @ higher level of Abstraction, w/o specifying details of hardware Implementation

Scan Injection

Converting \rightarrow Normal D FF \rightarrow Scan D FF₁ by

\swarrow Inserting $2 \times 1 \text{ MUX}$

Stitch Scan FFs to Scan chain
(q to SI path)

Scan Chain Oper?

No. of clk = No. of Pulses FFs

Shifting $\leftarrow SE = 1$
Capturing $\leftarrow SE = 0$

Scan IN
Scan Capture
" OUT

clk pulse = 1

10 FFs

Serial x

Parallel Simulation

Load₁₀ + Capture₍₁₎ + Unload₍₁₀₎

$\textcircled{1} + \textcircled{1} + \textcircled{1}$


$\textcircled{3}$

$\textcircled{21}$

depend on flop

Independent on Flop

DFT req. less Vectors than Functional ?



$$2^3 = 8 \text{ Vectors}$$



Scan Insertion ? To gain Controllability & Observability

Ability to drive each & every net with either 0 or 1 value

Ability to observe the response in O/P side.

DFT Condition ?

Control Clock & Reset sig * Drive from Top level




	Scan cell mode	TM	SE
Functional	Normal	0	0
DFT	Shift Capture	1	1
		1	0

Scan Insertion Flow?

* Setup Phase Read
 Analysis " DRC
 Insertion "

Inputs	Outputs	Reports
Gate level Netlist Lib file Script/Do file	Scan def file Scan Inserted netlist ATPG Do file	Scan cell Report " Chain "



Edge Mixing
↓
both +ve edge flops + -ve edge flops

Domain Mixing = clock mixing
(ffs) with diff. scan clocks.

Control sig during

Scan Insertion

clk, rst, SE, TE

Power (↑) Time (↑) Performance (↓) Area overhead Problems

Tie-State Buffer: Two or more buses drives force

opt. logic onto bus.

Bus keeper:

Holds Previous Value

} All buses same Value

Dummy cycle

Unbalanced chains will add



Scan DEF file

tells starting flops & ending flops.
used by PD team

Design Change format

Rules for Scan Chain Reorder:

- ① Don't Reorder flops b/w ^{multiple} Scan
- ② ——— Flops which has 9 chains
lock up latch b/w them
- ③ I/P file for PD team.



To load data in FF → After that → Capture & shift out.

36) Lockup latch?

↳ used to avoid clock skew

↳ also provide half cycle delay?

Whenever +ve x -ve flops are there is same Scan chain, tool will add Lockup Latch in Scan chain.

used to avoid hold violations

merge two diff. Clock domains in same Scan chain.

LOS / LOC both test transition
Launch on Shift / Launch on Capture
during Shift Operation (Scan mode)
(functional mode)
during Capture Operation
May req. additional...

Simpler test gear

Power
Consump



HIGHER

LOWER

uses

Shift Clocking
consecutive shift
cycles @ high
speed

→ functional
Clocks

OCC? ① w/o OCC we can't generate two pulses

On-chip
Clock
Controller

→ Controls
Switching
b/w

ATE Low freq & functional
freq.

→ use OCC → to get fast clock or Max freq.
PLL ← internal

types ① Standard
② Parent-child (OCC is inside the IP. acts like a buffer.)
③ Syn OCC → generate pulses for intst
④ Custom OCC
⑤ Cascaded
for extst

OCC - > fast sequential ATPG

Max. no. pulses by OCC → 6/8. ... may be more.

Clock Skew? Diff. b/w time taken by clk

↓
due to
multiple clock
domains.

to reach ① Capture Flop
② Launch Flop

→ How solve while shifting?
① Use same clock domain
② Adding setup latch

Amount of clock from

Source of
the
clk
to Sink
is
Latency.

SE=1 (Shift)
SE=0 (Capture)

I/P



O/P

Scan-out
clock

Scan-IN

TM=0 OCC will be bypass
TM=1 OCC will active

Fast-clk o/p of PLL

FAST-CAP_MODE

Mode select Sig --

Scan-clk Scan clock (SE=1)

EDT

Embedded Deterministic Test

Increase

Area
overhead
&

Test Pattern
Volume

Advnts. Test time (↓)

↳ Data Vol. (↓)

ATE Cost (↓)

Package Cost (↓)

Test time : No. of Patterns * No. of Shift cycle Patterns * Clock Period of Scan clock

Test Volume : No. of Patterns * No. of _____ *
* No. of channels

No. of cycles : No. of FF in (a) Chain Scans + (b) Masking Shift Register.

No. of bits in pattern : No. of FF in (a) _____ + (b) Scan Register

EDT Flow:

Setup phase

Analysis phase

Synthesis phase

During load

No. of Shifts

(a) Scan chain length with max fops + (b) Initialization cycles


During Unload

No. of Shifts

→ (a) Scan chain only

testpool file?

Procedure for



Scan Clock \rightarrow (Freq) \leftarrow Func Clock

DFT team
will decide

Design team
will decide



Multiple Clock Domains?

need to insert OCC per domain.


make sure lockup latch is there,
if planning to mix domains

Domain mixing will do scan clocks

Compensate timing by \rightarrow adding Buffers
add \rightarrow lock up latch

Chain Balancing \rightarrow Dividing eq. No. of flops
into each scan chain

If Not done



Mandatory **DFT** Signals

Scan clock
Scan Reset
SE
TM EDT Update
EDT Clock

LFSR Logic

Diagonal relation b/w adjacent bit Stream
we'll not get all possible Streams

Signals
Channel I/P & O/P
EDT Clock
EDT Update
EDT bypass

Phase Shifter Logic

Better

It will Introduce more bit Stream in the O/P of

Still we'll not get all possible combinations.
LFSR which is given to Phase Shifter.

Hence patterns are given from external Logic.
(ATE)

X- Propag. if there are some black boxes they aren't bypassed during ATPG
Use Masking Logic

Why decoder? So that Less I/Ps \rightarrow More no. of Outputs

XOR decoder \rightarrow used X-masking

whichever scan chain is prop. X it will mask those scan chains by masking the other I/P of AND = 0

One hot decoder? → do debugging

enable only one scan chain at a time.

✗ MASK other scan chains.

When / Why Patterns fail

during → go for one-hot decoding

- ④ Simulation (Mismatch in Lib file, Netlist, Database)
- ⑥ Manufacturing → (defect)

Use of Bypass Lockup Latch added whenever positive by followed -ve flip flops

during bypass

Head Lockup Latch?

→ Added bcz of

Domain Mixing

So, Stg moves for EDT clock domain to

Scan Clock domain

Tail Lockup Latch:

→ Added bcz of

Compressors Logic or domain mixing

whenever we have pipeline flops.

Comparator? Basic.

Basic? Allow one / All Scan chains based on mode bit ←
Xpress? (Hot Masking / X Masking based)



Exapt EDT Clock All other pins can be shared with functional pins

↓
If +ve triggered & internal chain clk → -ve trigger
↓
then test Compres add 2 latches

EDT

I/Ps
Library file

O/Ps
EDT ~~for~~ Defile

DRCs you faced in EDT?

K5

K9

K13

K19

K20

K21

K22

D5

D7

E4

P65

Test Compression Ratio?

No. of Internal Chains / No. of External Chains

How to decide?

Check with functional Team

Should get the equal fan chain length by varying

Vector	Pattern
for Logic Simulation	Fault Simulation.

Test Cost: → depends on Test Time & no. of chips we can test at a time.

Test Plan: Document ↑ Prepared before execution of DFT Project by DFT lead. → tells about

- (a) List of blocks
- (b) Overall Architecture
- (c) How its interlink with other block.
- (d) Clock Diagram
- (e) Reset Structure
- (f) List of DFT related ports
- (g) List of Blocks for Scan.
- (h) If there exist any third party IP

big of testers we use (glow) scan clock * shift for shift.
Scan clock 25 MHz
freq. High freq may burn chip.

No of test clock
↓
No. of functional clocks by
that are controlling a block

Fault Models we've: SA

TOF
POF
IDDQ
CA

Bridging,
Small Delay
Defect.

How to find fault?

① Assume a fault

② Try to get off. value on same net by driving


③ Apply values at input of logic & ^{logical operation} Justify the Output of Circuit.

Fault Categories


- ① Dominance
- ② Equivalence
- ③ Collapsing

Fault Aliasing? If two uncompressed signatures have the same compressed signature.

Type of Algor. Involved:



→ Lock up latch → Solve Problem during → Shift Phase
 → Redundant Logic → which has → No controllability.



Test Coverage × Fault Coverage:

$$\text{Total no. of} \rightarrow \frac{\text{Detected faults}}{\text{Total faults Testable}} \rightarrow \frac{\dots}{\text{Total faults in Circuits}}$$

How to Classify Pattern? based on

- (a) Format
 - (a) Verilog Pattern
 - (b) STIL
 - (c) WGL
 - (d) Pattern
- (b) Categories
 - (a) Basic
 - (b) Clock Sequential
- (c) Type
 - (a) Chain
 - (b) 11x1
 - (c) Serial

Parallel Patterns

Run time \rightarrow Less

Debug \rightarrow Easy

Industry need Parallel Patterns

Serial Patterns

More

Difficult

Tester req. Serial Pattern.

Stuck at faults:

bcz of Dust Particles
Material aging effect
Breaking of Wire x Pin

All events occurs in one Pattern?

Load Sdi,
Force Pi,
Measure PO
Capture,
Unload SDO

Test
Point

Insertion?

we add \rightarrow (to improve) Coverage

To improve cont. \times we add a flop / mux
obt

g/lr → memory models / bsr order file

MBIST

Memory
Built in
Self Test



Fault
Models

o/p →

mbist sdc
mbist inserted
netlist

- ① Single Cell
 - Ⓐ Stuck at fault
 - Ⓑ Transition faults
 - ② Double Cell
 - Ⓐ Coupling
 - Ⓑ Inverse Coupling
 - Ⓒ Idempotent
 - ③ Address Decoder fault
 - ④ Active NPSE
 - ⑤ Passive NPSE
- Neighbourhood
Pattern
Sensitive
Fault:

Group memories in a Controlled in ?

(Clock domain / Power domain / RAM / ROM / Physical dist)

ALGORITHMS

Zero-one Algo.

Checker-board Algo.

March _____

Matz _____

Matz + _____

Matz ++ _____

March X _____

March C _____

SCAN INTTEST/EXTTEST

To test Core logic &

to test interconnection
blw two blocks of
Same chip.

SE = 1 in inttest
always in shift
mode

for both I/P & o/p wrapper cells. both shift & capture

In EXTTEST for I/P wrapper cells
for o/p wrapper cells → both shift & capture

always shift mode

During Scan Extst:

↳ The core flops clock/reset → Should be **Inactive**

BIST?

↳ Autom - test memories {Also you can provide memory patterns on testers.

Clock gating

Wrapper? To → check Interconnections b/w blocks
↳ used ↗

Boundary Scan? To check interconn - — b/w chips

Tessent MBIST FLOW:

Load the design specific requirements
Create & process DFT specification

Extract ICL

Create & Process Pattern specification

Simulate & Validate

Wrapper Insertion ATPG process on very large & complex design can often be unpredictable

Wrapper Chain? → series of scan cells connected to the boundary of design.

↳ They are scan chains around the periphery of a block that connect to each VP & O/P of block to be tested.

Wrapper Core? → term applies to physical blocks

↳ Purpose of wrapping a core is to isolate its internal logic.

Dedicated Wrappers: Inserting wrapper cell on I/O's adding new wrapper cells but they will ↑ Area overhead.

Shared Wrappers?

← solve by

using shared wrappers.

Re-using the existing flops ←

In test

Ex test

Logic located within the wrapper chain is tested during internal testing of core

→ outside

→ external

Joint Test Group Action

JTAG

ITAG

Boundary Scan

1149.1

for board level testing

to test interconnection b/w two chips

Mandatory Instructions

Bypass
Sample
Preload
Extest

PINS

TMS

TCK

TDI

TDO

TRST (optional)

To select with TRST,

Set [TMS=1 for 5 TCK clock cycles]

FSM

16 States

EXTEST ?

Chip 1

if you do preload & Sample on same chip

Instruction code (all ok)

Chip 2

Capture/Shift
Sample

10 Chips on board

To select 3rd chip ?

First 2 & 4-10 bypass

In Bypass Mode, why we need a flop b/w TDI --> TDO path?
why we can't directly connect TDI to TDO right?

if flop isn't there, we can't predict when data will be valid for the 2nd chip.

JTAG? Standard Arch. to test the device easily.

↓
having
TAP
TAP controller
Registers
Instruction Set

Data Registers in JTAG?

Boundary Scan
Bypass Register
Identification Register *

Working of TAP FSM: 16 State

→ works under control of TCK & TMS.

→ under +ve TCK edge → every transition from one state to another occurs.
With the help of TMS.

→ under -ve edge of TCK

it is updated to TDO.

① Test logic reset

↓
② run idle

③ Select DR scan
④ " IR "

5 Capture
Shift
EXIT 1
Pause
EXIT 2
↓
6

⑩ Update

Provides
shortest
path

How initialize TAP FSM?

by making TAP to wake up
in Test-logic-reset state


3 बार जल्दी किता और State
wake up किता न give 5's

Bypass Register? is a
Data Register which reduce the
distance b/w TDI & TDO when
Chip is idle.
reduce no. of Clock Pulses

Why reset is optional in JTAG?

by giving consecutive 1's on TMS
reset occurs.

So, reset is optional.



have

(SIB)

(Segment Insertion Bit)

which makes bypass possible and
Resetting easy while forcing

saving the number of Test cycles & Test time.

→ allows selective inclusion or exclusion of
Segments.

Simulation

To Validate Pattern that are generated during ATPG
or wherever we've unconnected internal cut points do

ATPG

Automatic test Pattern Generation

for a given Fault Model.
to find Manufacturing defects in Real Silicon.
Produce Fault Coverage Report

I/Ps	O/Ps	Reports
Lib file, EDT-top-gate.v EDT.dofile, Script file	Fault List Pattern file	Scan cell Scan Chain Reports

ATPG FLOW?

Setup phase
↓
Analysis phase
→ TOOL → never measure Current