
# Synchronous FIFO Verilog Project

### Ayush Yadav

### 1 Introduction

A First In, First Out (FIFO) memory is a type of buffer or queue that stores data in the order they are written and allows for reading in the same order. This document describes the implementation of a synchronous FIFO using Verilog.



## 2 Verilog Code

The following Verilog code implements a synchronous FIFO with parameterizable data width and address width.

```
1 module synchronous_fifo #(parameter DATA_WIDTH = 8,
      parameter ADDR_WIDTH = 4)
2
                                    // Clock signal
      input wire clk,
                                    // Reset signal
      input wire rst,
                                    // Write enable
      input wire wr_en,
                                    // Read enable
      input wire rd_en,
      input wire [DATA_WIDTH-1:0] din, // Data input
      output reg [DATA_WIDTH-1:0] dout, // Data output
                                    // FIFO full flag
      output reg full,
      output reg empty
                                    // FIFO empty flag
10
11 );
      localparam DEPTH = 1 << ADDR_WIDTH; // FIFO depth</pre>
13
14
```

```
// FIFO memory
15
       reg [DATA_WIDTH-1:0] mem [0:DEPTH-1];
16
17
       \ensuremath{//} Read and write pointers
18
       reg [ADDR_WIDTH-1:0] rd_ptr = 0;
19
       reg [ADDR_WIDTH-1:0] wr_ptr = 0;
20
21
       // Count of items in the FIFO
22
       reg [ADDR_WIDTH:0] fifo_count = 0;
23
24
       // Write operation
25
       always @(posedge clk or posedge rst) begin
26
            if (rst) begin
27
                wr_ptr <= 0;
28
                fifo_count <= 0;
29
                full <= 0;
30
                empty <= 1;</pre>
31
            end else if (wr_en && !full) begin
                mem[wr_ptr] <= din;</pre>
33
                wr_ptr <= wr_ptr + 1;</pre>
34
                fifo_count <= fifo_count + 1;</pre>
35
                if (fifo_count == DEPTH-1)
36
                     full <= 1;
37
                empty <= 0;</pre>
            end
       end
40
41
       // Read operation
42
       always @(posedge clk or posedge rst) begin
43
            if (rst) begin
44
                rd_ptr <= 0;
45
                fifo_count <= 0;
                empty <= 1;</pre>
47
                full <= 0;
48
            end else if (rd_en && !empty) begin
49
                dout <= mem[rd_ptr];</pre>
50
                rd_ptr <= rd_ptr + 1;
51
                fifo_count <= fifo_count - 1;</pre>
                if (fifo_count == 1)
53
                     empty <= 1;</pre>
54
                full <= 0;
55
            end
56
       end
57
58
59 endmodule
```

## 3 Explanation

### 3.1 Parameters

- DATA\_WIDTH: The width of the data to be stored in the FIFO.
- ADDR\_WIDTH: The width of the address pointers, which determines the depth of the FIFO.

#### 3.2 Ports

- clk: The clock signal.
- rst: The reset signal.
- wr\_en: Write enable signal.
- rd\_en: Read enable signal.
- din: Data input.
- dout: Data output.
- full: FIFO full flag.
- empty: FIFO empty flag.

### 3.3 Internal Signals

- **DEPTH**: The depth of the FIFO, calculated as  $2^{ADDR\_WIDTH}$ .
- mem: The FIFO memory array.
- rd\_ptr: Read pointer.
- wr\_ptr: Write pointer.
- fifo\_count: The count of items in the FIFO.

### 3.4 Operation

The FIFO operates on the rising edge of the clock signal. The write operation writes data to the FIFO memory if the write enable signal is high and the FIFO is not full. The read operation reads data from the FIFO memory if the read enable signal is high and the FIFO is not empty. The full and empty flags are updated accordingly.