


Synchronous FIFO Verilog Project

Ayush Yadav

1 Introduction

A First In, First Out (FIFO) memory is a type of buffer or queue that stores data in the order they are written and allows for reading in the same order. This document describes the implementation of a synchronous FIFO using Verilog.



2 Verilog Code

The following Verilog code implements a synchronous FIFO with parameterizable data width and address width.

```
1 module synchronous_fifo #(parameter DATA_WIDTH = 8,  
2   parameter ADDR_WIDTH = 4)  
3 (  
4     input wire clk,           // Clock signal  
5     input wire rst,          // Reset signal  
6     input wire wr_en,        // Write enable  
7     input wire rd_en,        // Read enable  
8     input wire [DATA_WIDTH-1:0] din, // Data input  
9     output reg [DATA_WIDTH-1:0] dout, // Data output  
10    output reg full,          // FIFO full flag  
11    output reg empty,         // FIFO empty flag  
12 );  
13 localparam DEPTH = 1 << ADDR_WIDTH; // FIFO depth  
14
```

```

15 // FIFO memory
16 reg [DATA_WIDTH-1:0] mem [0:DEPTH-1];
17
18 // Read and write pointers
19 reg [ADDR_WIDTH-1:0] rd_ptr = 0;
20 reg [ADDR_WIDTH-1:0] wr_ptr = 0;
21
22 // Count of items in the FIFO
23 reg [ADDR_WIDTH:0] fifo_count = 0;
24
25 // Write operation
26 always @(posedge clk or posedge rst) begin
27     if (rst) begin
28         wr_ptr <= 0;
29         fifo_count <= 0;
30         full <= 0;
31         empty <= 1;
32     end else if (wr_en && !full) begin
33         mem[wr_ptr] <= din;
34         wr_ptr <= wr_ptr + 1;
35         fifo_count <= fifo_count + 1;
36         if (fifo_count == DEPTH-1)
37             full <= 1;
38         empty <= 0;
39     end
40 end
41
42 // Read operation
43 always @(posedge clk or posedge rst) begin
44     if (rst) begin
45         rd_ptr <= 0;
46         fifo_count <= 0;
47         empty <= 1;
48         full <= 0;
49     end else if (rd_en && !empty) begin
50         dout <= mem[rd_ptr];
51         rd_ptr <= rd_ptr + 1;
52         fifo_count <= fifo_count - 1;
53         if (fifo_count == 1)
54             empty <= 1;
55         full <= 0;
56     end
57 end
58
59 endmodule

```

3 Explanation

3.1 Parameters

- **DATA_WIDTH**: The width of the data to be stored in the FIFO.
- **ADDR_WIDTH**: The width of the address pointers, which determines the depth of the FIFO.

3.2 Ports

- **clk**: The clock signal.
- **rst**: The reset signal.
- **wr_en**: Write enable signal.
- **rd_en**: Read enable signal.
- **din**: Data input.
- **dout**: Data output.
- **full**: FIFO full flag.
- **empty**: FIFO empty flag.

3.3 Internal Signals

- **DEPTH**: The depth of the FIFO, calculated as 2^{ADDR_WIDTH} .
- **mem**: The FIFO memory array.
- **rd_ptr**: Read pointer.
- **wr_ptr**: Write pointer.
- **fifo_count**: The count of items in the FIFO.

3.4 Operation

The FIFO operates on the rising edge of the clock signal. The write operation writes data to the FIFO memory if the write enable signal is high and the FIFO is not full. The read operation reads data from the FIFO memory if the read enable signal is high and the FIFO is not empty. The full and empty flags are updated accordingly.