
FIFO Concepts:

FIFO

No. of rows => Depth

ho. of bits that can be stosed
in each slot or Row

FIFO Width




FIFO Synch Seed write observations

Aryn ... Same
Clock

They have Lock frequency

diff. clock frequency



FIFO depth = No. of data items

left w/o reading

in the period in

which writing process is

done.

Skg

Sufar

Skg Countaines

in Kitchen

that 2kg -> fifo lefth

Case (1) FA > FB

Writing > Reading

Som > 50 m.

Burst length = No. of

items = 120

to be sent

To write 1 item - 1 = 12.5n pec ell dett - 120x 1 = 1500nfec.

To seed 1 item - 1 = 20nfic.

-- ald dath in this time = 150 onsec

Tell Remaining = 120 - 75 = 75


Case @ with ideal yely_

Writing = Sommy. Reading = 50 mms. Burst length = 120 No. of ideal cycless 51 w 2 successive writes = 1 Reads = 3. Furt add 1 in ideal cycles Take 3+1 Take Ideal cycle -> No data transmission or realism takes place.

Time swrite s Liter = 2 x 1 = 25 ngec = 3000 ndec. Time - Read -> 1 item = 4x 1 = 8 rfc. = 8 rfc. 3660 = 737 many = 8 rfc.Defth 120 -37 = 83 but no ideal yelen Cose 3 FAZFA No date Loss depth of '1' is Sufficient. but with ideal yele Case -P FA <FB > 200 × 3 nfc 150 nfec write -> 20 M 1 4985 Reeding - 30 m)

Total write = 150 nfec 100/X 3 her loonsee. FA = FB with No ideal cycly No Phose FIFO of depth 11'seq. No FIFO Required idle yde FA=FB with SOLVE

Fao an Verilog Design



011 > Hites Sampling an 010 beamer GRAY GOE Changing only wre bit at 9 time. Who is 8 pt July Addr-bit wp +9 = 0 8 what comes pack to o So, it is full condition but both with 8 8ptr 988 at Now, what to do? 0.

Use Address-bits
3 bits for 8 Locations

where = 3+1 = 4 bits


where = 4 bits

The Contin white to this location only but I have this also with me with me but

It is not same.

 $full = \{ \{ \{ \{ \{ \{ \} \} \} \}, \{ \{ \{ \} \} \} \} \} \}$ $= = \{ \{ \{ \{ \} \} \} \} \}$ $= \{ \{ \{ \{ \} \} \} \} \} \}$ $= \{ \{ \{ \{ \} \} \} \} \} \}$ $= \{ \{ \{ \} \} \} \} \}$

Synchronous F1f0:



Synchronous FIFO


First In First Out (FIFO) is a very popular and useful design block for purpose of synchronization and a handshaking mechanism between the modules.

Depth of FIFO: The number of slots or rows in FIFO is called the depth of the FIFO.

Width of FIFO: The number of bits that can be stored in each slot or row is called the width of the FIFO.

Synchronous FIFO

In Synchronous FIFO, data read and write operations use the same clock frequency. Usually, they are used with high clock frequency to support high-speed systems.



Synchronous FIFO

Synchronous FIFO Operation

Signals:

wr_en: write enable

wr_data: write data

full: FIFO is full

empty: FIFO is empty

rd_en: read enable

rd_data: read data

w_ptr: write pointer

r_ptr: read pointer

FIFO write operation

FIFO can store/write the wr_data at every posedge of the clock based on wr_en signal till it is full. The write pointer gets incremented on every data write in FIFO memory.

FIFO read operation

The data can be taken out or read from FIFO at every posedge of the clock based on the rd_en signal till it is empty. The read pointer gets incremented on every data read from FIFO memory.

Synchronous FIFO Verilog Code

A synchronous FIFO can be implemented in various ways. Full and empty conditions differ based on implementation.

Method 1

In this method, the width of the write and read pointer = log2(depth of FIFO). The FIFO full and empty conditions can be determined as

Empty condition

w_ptr == r_ptr i.e. write and read pointers has the same value.

Full condition

The full condition means every slot in the FIFO is occupied, but then w_ptr and r_ptr will again have the same value. Thus, it is not possible to determine whether it is a full or empty condition. Thus, the last slot of FIFO is intentionally kept empty, and the full condition can be written as $(w_ptr+1'b1) == r_ptr$

```
Verilog Code
```

```
module synchronous fifo #(parameter DEPTH=8, DATA WIDTH=8) (
  input clk, rst n,
  input w en, r en,
  input [DATA_WIDTH-1:0] data_in,
  output reg [DATA WIDTH-1:0] data out,
  output full, empty
);
  reg [$clog2(DEPTH)-1:0] w ptr, r ptr;
  reg [DATA WIDTH-1:0] fifo[DEPTH];
  // Set Default values on reset.
  always@(posedge clk) begin
    if(!rst n) begin
      w_ptr <= 0; r_ptr <= 0;
      data out <= 0;</pre>
    end
  end
  // To write data to FIFO
  always@(posedge clk) begin
    if(w en & !full)begin
      fifo[w_ptr] <= data_in;</pre>
      w ptr <= w ptr + 1;
    end
  end
  // To read data from FIFO
  always@(posedge clk) begin
    if(r en & !empty) begin
      data_out <= fifo[r_ptr];</pre>
      r ptr <= r ptr + 1;
    end
  end
  assign full = ((w ptr+1'b1) == r ptr);
  assign empty = (w ptr == r ptr);
endmodule
Testbench Code - 1
module sync fifo TB;
 parameter DATA WIDTH = 8;
 reg clk, rst n;
  reg w en, r en;
  reg [DATA WIDTH-1:0] data in;
  wire [DATA WIDTH-1:0] data out;
  wire full, empty;
  // Queue to push data in
  reg [DATA WIDTH-1:0] wdata q[$], wdata;
  synchronous_fifo s_fifo(clk, rst_n, w_en, r_en, data_in, data_out, full,
empty);
  always #5ns clk = ~clk;
```

```
initial begin
    clk = 1'b0; rst_n = 1'b0;
    w en = 1'b0;
    data in = 0;
    repeat(10) @(posedge clk);
    rst n = 1'b1;
   repeat(2) begin
      for (int i=0; i<30; i++) begin
        @(posedge clk);
        w en = (i%2 == 0)? 1'b1 : 1'b0;
        if (w en & !full) begin
          data in = $urandom;
          wdata_q.push_back(data_in);
        end
      end
      #50;
    end
  end
  initial begin
    clk = 1'b0; rst n = 1'b0;
    r en = 1'b0;
    repeat(20) @(posedge clk);
    rst n = 1'b1;
    repeat(2) begin
      for (int i=0; i<30; i++) begin
        @(posedge clk);
        r en = (i%2 == 0)? 1'b1 : 1'b0;
        if (r en & !empty) begin
          #1;
          wdata = wdata q.pop front();
          if(data out !== wdata) $error("Time = %0t: Comparison Failed:
expected wr data = %h, rd data = %h", $time, wdata, data out);
         else $display("Time = %0t: Comparison Passed: wr data = %h and
rd data = %h", $time, wdata, data out);
       end
      end
      #50;
    end
    $finish;
  end
  initial begin
    $dumpfile("dump.vcd"); $dumpvars;
  end
endmodule
```

Output:

```
Time = 206: Comparison Passed: wr data = 13 and rd data = 13
Time = 226: Comparison Passed: wr data = 70 and rd data = 70
Time = 246: Comparison Passed: wr data = fd and rd data = fd
Time = 266: Comparison Passed: wr data = e2 and rd data = e2
Time = 286: Comparison Passed: wr data = 97 and rd data = 97
Time = 306: Comparison Passed: wr data = f1 and rd data = f1
Time = 326: Comparison Passed: wr data = c5 and rd data = c5
Time = 346: Comparison Passed: wr data = ec and rd data = ec
Time = 366: Comparison Passed: wr_data = 48 and rd_data = 48
Time = 386: Comparison Passed: wr data = 0c and rd data = 0c
Time = 406: Comparison Passed: wr data = 2c and rd data = 2c
Time = 426: Comparison Passed: wr data = 6b and rd data = 6b
Time = 446: Comparison Passed: wr data = 1b and rd data = 1b
Time = 466: Comparison Passed: wr data = 45 and rd data = 45
Time = 486: Comparison Passed: wr data = f4 and rd data = f4
Time = 546: Comparison Passed: wr_data = 6c and rd_data = 6c
Time = 566: Comparison Passed: wr data = 67 and rd data = 67
Time = 586: Comparison Passed: wr data = 8c and rd data = 8c
Time = 606: Comparison Passed: wr data = 4a and rd data = 4a
Time = 626: Comparison Passed: wr data = a6 and rd data = a6
Time = 646: Comparison Passed: wr data = a3 and rd data = a3
Time = 666: Comparison Passed: wr data = 9d and rd data = 9d
Time = 686: Comparison Passed: wr_data = 7c and rd_data = 7c
Time = 706: Comparison Passed: wr data = b8 and rd data = b8
Time = 726: Comparison Passed: wr data = eb and rd data = eb
Time = 746: Comparison Passed: wr data = 5b and rd data = 5b
Time = 766: Comparison Passed: wr data = f3 and rd data = f3
Time = 786: Comparison Passed: wr data = 4d and rd data = 4d
Time = 806: Comparison Passed: wr data = 5c and rd data = 5c
Time = 826: Comparison Passed: wr data = f6 and rd data = f6
```

```
Testbench Code - 2
module sync fifo TB;
  reg clk, rst n;
  reg w en, r en;
 reg [7:0] data in;
  wire [7:0] data out;
  wire full, empty;
  synchronous fifo s fifo(clk, rst n, w en, r en, data in, data out, full,
 always #2 clk = ~clk;
  initial begin
    clk = 0; rst n = 0;
    w_{en} = 0; r_{en} = 0;
    \#3 rst n = \overline{1};
    drive (20);
    drive(40);
    $finish:
  end
  task push();
    if(!full) begin
      w en = 1;
      data in = $random;
      #1 $display("Push In: w_en=%b, r_en=%b, data_in=%h",w_en,
r en, data in);
    end
    else $display("FIFO Full!! Can not push data in=%d", data in);
  endtask
  task pop();
    if(!empty) begin
      r en = 1;
      #1 $display("Pop Out: w en=%b, r en=%b, data out=%h", w en,
r en, data out);
    end
    else $display("FIFO Empty!! Can not pop data out");
  endtask
  task drive(int delay);
    w en = 0; r en = 0;
    fork
      begin
        repeat(10) begin @(posedge clk) push(); end
        w en = 0;
      end
      begin
        repeat(10) begin @(posedge clk) pop(); end
        r en = 0;
      end
    join
  endtask
  initial begin
    $dumpfile("dump.vcd"); $dumpvars;
  end
endmodule
```

Method 2

In order to avoid an empty slot as mentioned in method 1, the width of write and read pointers is increased by 1 bit. This extra bit helps determine empty and full conditions when FIFO is empty ($w_ptr == r_ptr$ when all slots are empty) and FIFO is full ($w_ptr == r_ptr$ when all slots are full).

Empty condition

w_ptr == r_ptr i.e. write and read pointers has the same value. MSB of w_ptr and r_ptr also has the same value.

Full condition

w_ptr == r_ptr i.e. write and read pointers has the same value, but the MSB of w_ptr and r_ptr differs.

Verilog Code with an extra bit in write/read pointers

```
module synchronous fifo #(parameter DEPTH=8, DATA WIDTH=8) (
  input clk, rst n,
  input w en, r en,
  input [DATA WIDTH-1:0] data in,
 output reg [DATA WIDTH-1:0] data out,
 output full, empty
);
  parameter PTR WIDTH = $clog2(DEPTH);
  reg [PTR WIDTH: 0] w ptr, r ptr; // addition bit to detect full/empty
condition
  reg [DATA WIDTH-1:0] fifo[DEPTH];
  reg wrap around;
  // Set Default values on reset.
  always@(posedge clk) begin
    if(!rst n) begin
     w ptr <= 0; r ptr <= 0;
      data out <= 0;</pre>
    end
  end
  // To write data to FIFO
  always@(posedge clk) begin
    if(w en & !full)begin
      fifo[w ptr[PTR WIDTH-1:0]] <= data in;</pre>
      w ptr <= w ptr + 1;
    end
  // To read data from FIFO
  always@(posedge clk) begin
    if(r en & !empty) begin
      data out <= fifo[r ptr[PTR WIDTH-1:0]];</pre>
      r ptr <= r ptr + 1;
    end
  end
```

```
assign wrap around = w ptr[PTR WIDTH] ^ r ptr[PTR WIDTH]; // To check MSB
of write and read pointers are different
  //Full condition: MSB of write and read pointers are different and
remaining bits are same.
  assign full = wrap around & (w ptr[PTR WIDTH-1:0] == r ptr[PTR WIDTH-1:0]);
  //Empty condition: All bits of write and read pointers are same.
  //assign empty = !wrap around & (w ptr[PTR WIDTH-1:0] == r ptr[PTR WIDTH-
1:01);
  //or
  assign empty = (w ptr == r ptr);
endmodule
Output:
Push In: w en=1, r en=0, data in=24
Push In: w en=1, r en=0, data in=81
Push In: w en=1, r en=0, data in=09
Push In: w en=1, r en=0, data in=63
Push In: w en=1, r en=0, data in=0d
Push In: w en=1, r en=1, data in=8d
Pop Out: w en=1, r en=1, data_out=24
Push In: w en=1, r en=1, data in=65
Pop Out: w_en=1, r_en=1, data_out=81
Push In: w en=1, r en=1, data in=12
Pop Out: w en=1, r en=1, data out=09
Push In: w en=1, r en=1, data in=01
Pop Out: w en=1, r en=1, data out=63
Push In: w en=1, r en=1, data in=0d
Pop Out: w en=0, r en=1, data out=0d
Pop Out: w en=0, r en=1, data out=8d
Pop Out: w en=0, r en=1, data out=65
Pop Out: w en=0, r en=1, data out=12
Pop Out: w en=0, r_en=1, data_out=01
Pop Out: w en=0, r en=1, data out=0d
Push In: w en=1, r en=0, data in=76
Push In: w en=1, r en=0, data in=3d
Push In: w en=1, r en=0, data in=ed
Push In: w en=1, r en=0, data in=8c
Push In: w en=1, r en=0, data in=f9
Push In: w_en=1, r_en=0, data_in=c6
Push In: w_en=1, r_en=0, data_in=c5
Push In: w en=1, r en=0, data in=aa
FIFO Full!! Can not push data in=170
FIFO Full!! Can not push data in=170
Pop Out: w en=0, r en=1, data out=76
Pop Out: w en=0, r en=1, data out=3d
Pop Out: w en=0, r_en=1, data_out=ed
Pop Out: w en=0, r en=1, data out=8c
Pop Out: w en=0, r en=1, data out=f9
Pop Out: w en=0, r en=1, data out=c6
Pop Out: w en=0, r en=1, data out=c5
Pop Out: w en=0, r en=1, data out=aa
FIFO Empty!! Can not pop data out
FIFO Empty!! Can not pop data out
```



Method 3

The synchronous FIFO can also be implemented using a common counter that can be incremented or decremented based on write to the FIFO or read from the FIFO respectively.

Empty condition

count == 0 i.e. FIFO contains nothing.

Full condition

count == FIFO_DEPTH i.e. counter value has reached till the depth of FIFO

Verilog Code using counter

```
module synchronous fifo #(parameter DEPTH=8, DATA WIDTH=8) (
  input clk, rst n,
  input w en, r en,
  input [DATA WIDTH-1:0] data in,
  output reg [DATA WIDTH-1:0] data out,
  output full, empty
);
  reg [$clog2(DEPTH)-1:0] w ptr, r ptr;
  reg [DATA WIDTH-1:0] fifo[DEPTH];
  reg [$clog2(DEPTH)-1:0] count;
  // Set Default values on reset.
  always@(posedge clk) begin
    if(!rst n) begin
     w ptr <= 0; r ptr <= 0;
      data out <= 0;
      count \leq 0:
    end
    else begin
      case({w en,r en})
        2'b00, 2'b11: count <= count;
        2'b01: count <= count - 1'b1;
        2'b10: count <= count + 1'b1;
      endcase
    end
  end
  // To write data to FIFO
  always@(posedge clk) begin
    if(w en & !full)begin
      fifo[w ptr] <= data in;</pre>
      w ptr <= w ptr + 1;
    end
  end
  // To read data from FIFO
  always@(posedge clk) begin
    if(r en & !empty) begin
```

```
data_out <= fifo[r_ptr];
    r_ptr <= r_ptr + 1;
end
end

assign full = (count == DEPTH);
assign empty = (count == 0);
endmodule</pre>
```

Output:

```
Time = 206: Comparison Passed: wr data = 13 and rd data = 13
Time = 226: Comparison Passed: wr data = 70 and rd data = 70
Time = 246: Comparison Passed: wr_data = fd and rd_data = fd
Time = 266: Comparison Passed: wr data = e2 and rd data = e2
Time = 286: Comparison Passed: wr data = 97 and rd data = 97
Time = 306: Comparison Passed: wr data = f1 and rd data = f1
Time = 326: Comparison Passed: wr data = c5 and rd data = c5
Time = 346: Comparison Passed: wr data = ec and rd data = ec
Time = 366: Comparison Passed: wr data = 48 and rd data = 48
Time = 386: Comparison Passed: wr data = 0c and rd data = 0c
Time = 406: Comparison Passed: wr data = 2c and rd data = 2c
Time = 426: Comparison Passed: wr data = 6b and rd data = 6b
Time = 446: Comparison Passed: wr data = 1b and rd data = 1b
Time = 466: Comparison Passed: wr data = 45 and rd data = 45
Time = 486: Comparison Passed: wr data = f4 and rd data = f4
Time = 546: Comparison Passed: wr data = 6c and rd data = 6c
Time = 566: Comparison Passed: wr data = 67 and rd data = 67
Time = 586: Comparison Passed: wr data = 8c and rd data = 8c
Time = 606: Comparison Passed: wr data = 4a and rd data = 4a
Time = 626: Comparison Passed: wr data = a6 and rd data = a6
Time = 646: Comparison Passed: wr data = a3 and rd data = a3
Time = 666: Comparison Passed: wr data = 9d and rd data = 9d
Time = 686: Comparison Passed: wr_data = 7c and rd data = 7c
Time = 706: Comparison Passed: wr data = b8 and rd data = b8
Time = 726: Comparison Passed: wr data = eb and rd data = eb
Time = 746: Comparison Passed: wr data = 5b and rd data = 5b
Time = 766: Comparison Passed: wr data = f3 and rd data = f3
Time = 786: Comparison Passed: wr data = 4d and rd data = 4d
Time = 806: Comparison Passed: wr data = 5c and rd data = 5c
Time = 826: Comparison Passed: wr data = f6 and rd data = f6
```