# Traffic Light Controller

### Ayush Yadav

### 1 Introduction

This document describes the implementation of a traffic light controller using a finite state machine (FSM) in Verilog. The controller manages the traffic lights for a North-South (NS) and East-West (EW) intersection, cycling through different states to control the traffic flow.

## 2 Verilog Code

Below is the Verilog code for the traffic light controller:

```
module traffic_light_controller(
                              // Clock input
       input clk,
                               // Reset input
      input reset
      output reg [2:0] light_NS, // North-South traffic light (3 bits
       : Red, Yellow, Green)
      output reg [2:0] light_EW // East-West traffic light (3 bits:
      Red, Yellow, Green)
  );
       // State encoding
       typedef enum reg [1:0] {
          NS_GREEN_EW_RED = 2,600
          NS_YELLOW_EW_RED = 2'b01,
11
          NS_RED_EW_GREEN = 2'b10,
12
          NS_{ED}_{EW}_{YELLOW} = 2'b11
13
      } state_t;
14
15
       state_t state, next_state;
16
17
       reg [31:0] counter; // Counter for timing
18
       // State transition and output logic
19
      always @(posedge clk or posedge reset) begin
20
           if (reset) begin
               state <= NS_GREEN_EW_RED;
22
23
               counter \leq 0;
           end else begin
24
               counter <= counter + 1;</pre>
25
               if (counter == 100) begin // Change state every 100
26
      clock cycles
                   state <= next_state;
27
                   counter <= 0;
28
               end
```

```
end
30
31
       end
       // Next state logic
33
       always @(*) begin
34
           case (state)
35
               NS_GREEN_EW_RED: begin
36
                    light_NS = 3'b001; // Green
37
38
                    light_EW = 3'b100;
                                         // Red
                    next\_state = NS\_YELLOW\_EW\_RED;
39
40
               NS_YELLOW_EW_RED: begin
41
                    light_NS = 3'b010; // Yellow
42
                    light_EW = 3'b100;
                                         // Red
43
                    next_state = NS_RED_EW_GREEN;
44
45
               NS_RED_EW_GREEN: begin
46
                    47
48
                    light_EW = 3'b001; // Green
                    next_state = NS_RED_EW_YELLOW;
49
                end
50
               NS_RED_EW_YELLOW: begin
51
                    light_NS = 3'b100; // Red
                    light_EW = 3'b010;
                                          // Yellow
53
                    next_state = NS_GREEN_EW_RED;
54
55
                end
                default: begin
56
                    light_N \tilde{S} = 3'b100; // Red
57
                    light_EW = 3'b100; // Red
58
                    next_state = NS_GREEN_EW_RED;
59
60
                end
           endcase
61
       \quad \text{end} \quad
62
  endmodule
```

Listing 1: Traffic Light Controller

# 3 Explanation

### 3.1 Module Declaration

The module traffic\_light\_controller has two inputs: clk (clock signal) and reset (reset signal). It also has two 3-bit output registers: light\_NS (North-South traffic light) and light\_EW (East-West traffic light).

#### 3.2 State Encoding

The state machine uses an enumerated type state\_t with four states:

- NS\_GREEN\_EW\_RED: North-South green, East-West red.
- NS\_YELLOW\_EW\_RED: North-South yellow, East-West red.
- NS\_RED\_EW\_GREEN: North-South red, East-West green.

• NS\_RED\_EW\_YELLOW: North-South red, East-West yellow.

### 3.3 State Transition and Output Logic

The state transition and output logic are handled in an always block sensitive to the positive edge of the clock and the reset signal. When the reset signal is asserted, the state is set to NS\_GREEN\_EW\_RED and the counter is reset to 0. Otherwise, the counter increments on each clock cycle. When the counter reaches 100, the state transitions to the next state, and the counter is reset to 0.

### 3.4 Next State Logic

The next state logic determines the next\_state and sets the output lights based on the current state using a case statement:

- NS\_GREEN\_EW\_RED: Sets the North-South light to green and the East-West light to red. Transitions to NS\_YELLOW\_EW\_RED.
- NS\_YELLOW\_EW\_RED: Sets the North-South light to yellow and the East-West light to red. Transitions to NS\_RED\_EW\_GREEN.
- NS\_RED\_EW\_GREEN: Sets the North-South light to red and the East-West light to green. Transitions to NS\_RED\_EW\_YELLOW.
- NS\_RED\_EW\_YELLOW: Sets the North-South light to red and the East-West light to yellow. Transitions to NS\_GREEN\_EW\_RED.
- default: Sets both lights to red and transitions to NS\_GREEN\_EW\_RED.

#### 3.5 Summary

The module implements a simple traffic light controller using a finite state machine. It cycles through four states, controlling the traffic lights for a North-South and East-West intersection. The state transitions occur every 100 clock cycles, simulating the timing of traffic light changes. The lights are represented using 3-bit values where each bit corresponds to Red, Yellow, and Green lights respectively.