

RRAM: In-memory Computing from Device & large-scale Integration System Perspectives

CIM Computing-in-memory

PIM Process-in-memory

Types of memory: SRAM ^{only Volatile*} Flash, MRAM,
↓
highlight fast write speed

Racetrack extremely high density:

↓
Data is stored in an array of

Magnetic-nanowires

↓
Racetracks

PCM

linear conductance update characteristic

Non-volatile memory technology
↓

higher density $< 100 \text{ F}^2$

RRAM =

Versatility,
High Resistivity
(M_Ω order of magnitude)

Support of 3D-integration
Stochastic programming

Why? for matrix-multiplication-dependent neural networks

↳ bcz of Von-Neumann Bottleneck

↳ Analog Synapse (VMM → Vector-matrix Multiplication)

↳ Neuron Implementation

↓
in DNN

Von-Neumann Architecture:

(Deep Neural Network)

Separate CPU from the Storage device.

Problem → As Data Volume ↑ ↓



Solution

↓
fusing CPU & memory



① High latency

② High energy consumption

Delay

How we'll implement? So that less transportation of Data.

implementation of RRAM device in weight Matrices & in realizing activation functions

Where?

for DNN weighting function acceleration



then dot
then in-memory
Computing

RRAM → aka Memristor

* Logic


↓
two-terminal device → whose Resistance value can be programmed by

applying external voltage / current with an appropriate configuration




Set operation: (↑) the device conductance ($R \rightarrow \downarrow$)

Reset " : (↓) ————— ($R \rightarrow \uparrow$)




Theoretical
Quartet



Main logic of RRAM:

Resistance value can be programmed

Example of RRAM Array Topology



Input vector V
output vector I

Cell Conductance
Matrix G

Vector-matrix
Multiplication:

$$I = V \cdot G$$

Analog of RRAM array to VMM,
where Synaptic weights are stored as
a Conductance Matrix of RRAM array. *

RRAM → Non-volatile

that is where
Analog
comes!

Analog

Binary

Off-computing system
is possible.

↓
Power consumption Reduction

Normal
memory
device

→ Stable LRS & HRS

Value programmed
to any value b/w

HRS

Highest Resistance State

LRS

Lowest Resistance State

1
0 Binary values

Benefits of RRAM: High data Storage
as well as Compatibility
with CMOS *

First Break-through: Logic gate implementation
with memory devices

We can make all type of Logic operations
& more importantly: Material
Amplification.

How?

Binary I/Ps are stored into RRAM devices
as the Resistance (Conductance) before performing
Computation

Applying
voltage is
applied

The amplitude of I/P Current defines the logic
operation
result.

Applying voltage pulses to RRAM device
can gradually change its conductance.

Biological Synapse vs RRAM Synapse!

SET voltage pulses: used to realize potentiation
(excitatory)

RESET " ——— enable' depressing
(inhibitory)

What is Synapse? A structure that permits a neuron (or nerve cell) to pass an electrical signal or chemical signal to another neuron or to the target effector cell.

App: RRAM Synapse + Voltage Spike Generator = Unsupervised Learning Applications

Also \rightarrow Weight Representation

AZ learns from data w/o Human supervision.

ANALOG

DIGITAL

can accommodate only a certain or limited number of Resistance state.

Synaptic weights

Conductive Values

required the device to be programmed to any value in a certain

Conductance Range

RAM Arrays (1st thing)


Weight Segmentation Technique

for various

Neural Network Models.

Synapses not only transfer information but also process it

Large-Scale System integration:



new → Timing Control & Data Conversion circuitaries.

RRAM-based in Memory computing MACRO design

① ADC/DAC-based

computing operates in an Analog format
& requires **Data Conversion** for such a macro to interface with its surroundings **Digital Systems**.

Why

Analog + Digital together = MIXED SIGNALS

eg # Pure Analog dot-Product engine
DPE using a 128x64 RRAM array.

How?

Current changed to voltage by a

Transimpedance Amplifier

② Level-Sense-Amplifier-Based Design

Changed to **Digital O/P vector** by **ADC**

Subsequently

Pure Analog Approach is using the RRAM array

Comparison:

& **fine-Tune the Analog RRAM cell Resistance**

Digital approaches can simplify the data conversion inside in-memory computing macro.

Making \rightarrow ITR cell \rightarrow Making array

\downarrow

for using in
Different Applications \leftarrow Fine tune
cell
Resistance