

SPI

MOTOROLA

Synchronous type / Full duplex

Master device generate the clock for the Sender, which in determines when data can change → when it's ready for Reading.



Four wide Interface

Serial clock can go upto 1/2 of System clock,
MAX ↑ typical it is — $\frac{1}{4}$ —

AGENDA : # Implementation of Simple SPI interface (SPI Mode 0)

_____ - . with
different Modes (0, 1, 2, 3).

Real Project : PMOD DA4

Daisy Chain Configuration

Bit Banging


Understanding SPI in Detail

SCLK → Serial Clock


MOSI → Master OUT Slave IN

MISO ← " IN " OUT

SS → Chip Select / Slave Select



Wavelengths



SCLK

(POL = 0
(Polarity))

(POL = 1)

CS


MOSI

CPHA = 0
(Phase)

Just drawing


CPHA = 0 with +ve data bit middle

edge of clk
Part will come




Just drawing **CPHA = 1** with **-vl** edge of **Clk**
 data bit middle Part will come

SCLK	CPOL	CPHA	MOSI	Mod 0	Mod 1	Mod 2	Mod 3	Sclk	edge
0	0	0						0	(Posedge) 1 st
0	0	1						0	(negedge) 2 nd
1	0	0						1	(negedge) 1 st
1	0	1						1	(posedge) 2 nd



keep $CS=0$ for a small duration & make $SCLK=1$ x after next Sclk pulse send the data now (not for the just first clock pulse).


But this thing is not Mandatory.



Let
→ \rightarrow Pos edge
↓
All new data will be transferred from Master to Slave @ posedge.



We will use sending data on 1st clk only.

$tx_en=1 \rightarrow \bar{CS} \rightarrow$ Transmit 8-bit data
~~&~~ again make $CS=1$.



Sampling in the Middle

If master is sending Data @ the edge of Sclk, then Slave can sample @ middle edge of MOSI.



Breaking the code in Detail

SPI Master Code

Module
Spi-master-gush

wire clk, ret, tx-enq
reg mosi > cs
wire sclk;

using typedef enum logic [1:0] {

} State-type;

State type State, next-state;

Intermediate : Reg

[7:0] din, spi-clk,
[2:0] count, ccount;
integer bit-count = 0;

always @ (posedge clk) // Generating SPI
begin

case (next-state)

idle :

begin

spi-sclk <= 0;

end

start-tx: begin
if (count < 3'b011 ||
count == 3'b111)
spi-sclk <= 1'b1;
else c = 0;
end

```

tx_data: begin
if (Count < 3'b011 || 
    count == 3'b111)
    spi-sclk <= 1;
else — 0
end

```

```

end-tx: begin
if ( Count < 3'b011 || 
    count == 3'b111 )
    spi-sclk <= 1'b1;
else — 0;
end

```

```

default: spi-sclk <= 1'b0;
endcase
end

```

always @ (posedge clk) // General Logic

```

begin
if (ss+)
    state <= idle;
else
    state <= next-state;
end

```

NEXT STATE DECODER

always @ (*) begin // Combinational Always Block

case (State)

```

idle: begin
mosi = 1'b0;
cs = 1'b1;
if (+tx-enable)
    next-state = Start-tx;
else
    next — = idle
end

```

```

Start-tx : begin
cs = 1'b0;
if (count == 3'b111)
    next-state = tx-data;
else
    next-state = Start-tx;
end

```

tx-data: begin

```

mosi = din [7-bit-count];
if (bit-count == 8) begin
    state = tx-data;
end
else begin
    state = end-tx;
    mosi = 1'b0;
end
end

```

end-tx: begin

```

CS = 1'b1;
mosi = 1'b0;
if (count == 3'b111)
    next-state = idle;
else
    next-state = end-tx;
end

```

COUNTER

ALWAYS

BLOCK

always @ (posedge clk)

begin

Case (state)

idle:

begin

```

Count <= 0;
bit-count <= 0;

```

end

Start-tx:

```
count <= count + 1;
```

end-tx:

begin

```
Count <= count + 1;
```

```
bit-count <= 0;
```

end

tx-data: begin

```

if (bit-count == 8) begin
    if (count < 3'b111)
        Count <= count + 1;

```

else begin

```

Count <= 0;
bit-count <= bit-count + 1;

```

end

end

end case

end — —

default: begin

```

Count <= 0;
bit-count <= 0;

```

end



```

Assign      sclk = spi-sck;
endmodule

```

Testbench Overview:

```
module tb;
```



```

always @ #5 clk = ~clk;
initial begin
  rst = 1;
  repeat(5) @ (posedge clk);
  rst = 0;
end

```

```

initial begin
  tx-enable = 0;
  repeat(5) @ (posedge clk);
  tx-enable = 1;
end

```



```

spi-master-ayush dut( clk, rst, tx-enable, mosi, ss, sclk );
endmodule

```

Slave Module

```
module spi-slave-ayush [
```



Intermediate \rightarrow integer count = 0;

Our Beloved Typedef enum logic

```
typedef enum [1:0] { :deg=0, sample=1 } state-type;  
state-type state;  
reg [7:0] data=0; // One more intermediate
```

always @ (posedge clk) begin

case(state)

idle: begin
done <= 1'b0;
if (cs=1'b0);
 state <= sample
else
 state <= idle
end

default:
 state <= idle;

endcase
end
assign dout = data;
endmodule

Sample: begin
if (count < 8) begin
 count <= count + 1;
 data <= {data[6:0], mosi};
 state <= Sample


end
else begin

count <= 0;
 state <= idle;
 done <= 1;


end
end

TOP MODULE

module top-agush-SPI (



// Intermediate



spi-master-agush spi-m (clk, rst, tx-enable, mosi, ss, sclk);

spi-slave-agush spi-s (sclk, mosi, ss, dout, done);

endmodule

Top Testbench

module tb;

reg clk;
" " rst;
" " tx-enable;

wire [7:0] dout;
" " done;

always #5 clk = ~clk;

```
initial begin  
    rxt = 1;  
repeat(5) @ (posedge clk);  
    rst = 0;  
end
```

```
initial begin  
    tx-enable = 0;  
repeat(5) @ ( _____ );  
    tx-enable = 1;  
end
```


```
top-spi-agt#(dut(clk, rst, tx-enable, dout))  
endmodule
```

Alternate Method:


Diff. Mode Implementation

Polarity of clk


CPOL = 0



sclk



sclk



$$Sclk = \frac{fclk}{4}$$

$$\text{Half -clk -P} = 2 \text{ edges}$$

counter goes from
0 to 3.

need 16 edges


(both trailing & leading)

8 bit of Data

s count

sclk

Clk



} we need total
8 sclk's

Clk count $\rightarrow 0 \rightarrow 1 \rightarrow 2 \rightarrow 3$

Here $sck = \neg sck$ $sck = \neg sck$

Invert Sck

Cpha = 1



$CPOL = 0$ $CPOL = 1$

Understanding

Cpha

Cpha = 0

$CPOL = 0$ $CPOL = 1$



C_{pol} C_{pha} MODE:

0	0
0	1
1	0
1	1

- 0 edge
(Posedge) 1st
- 1
- 2 edge
(negedge) 2nd
- 3 edge
(negedge) 1st
- 4 edge
(posedge) 2nd

C_{pol} = 1

C_{pol} = 0

C_{pha} = 0

-IDLE-

$\frac{1}{2}$ sclk

$\frac{1}{2}$ sclk

Valid Data


should be present here.

Mode : 0

C_{pol} = 0

C_{pha} = 0

@ → 1st edge




Half before edge of Sck

8 Half
after our data should be stable


Mode ②

$CPOL = 1$
 $CPHA = 0$ → 1st edge




Mode ①

$CPHA = 1 \rightarrow 2^{\text{nd}}$ edge
 $CPOL = 0$




MODE 3

$CPHA = 1$ → 2nd edge
 $CPOL = 1$





@ 2nd +ve edge

Data Middle point



DAISY-CHAIN

CONFIGURATION



Disadvantage

8 24 till 3rd slave

