


# UART

① Band Rate Generator : (BRG)



## Baud rate


No. of bits transmitted per second are called Baud Rate.

Common B.R. = 9600 bits per sec.

Band rate generator Design Equation

$$\frac{1}{\text{band rate}} = \text{bit Period} \Rightarrow \frac{1}{b} = T_b$$


for 9600  $\rightarrow$  104ms sec. time needed  
to transmit 1 bit.



How UART will know that  $T_b$  time has already passed?

## # Oversampling Technique

with the help  
of Counter



BRC: Generate active high pulse after every  $\frac{T_b}{16}$  time (sec)

↓  
to transmit each bit

→ is working 16 times faster as compared to  
desired Band Rate

Oversampling technique

# Counter  $\rightarrow$  has  $C_{max} \rightarrow ?$  SOLVE  
 ckt

$$\text{Required time: } \frac{T_b}{16}$$

$$= (C_{max} + 1) T_{CLK}$$

Produced by:

$$C_{max} = \frac{f_{CLK}}{\frac{1}{16} b} - 1$$

OverSampling factor

$T_b$  can be anything --

Baud rate

Operating clock freq. of FPGA board

$$C_{max} = \frac{f_{CLK}}{\frac{1}{16} b} - 1$$

$$\text{where } T_{CLK} = \frac{1}{f_{CLK}}$$

$$T_b = \frac{1}{b}$$

Baud rate

EXAMPLE: FIND What should be the MAXIMUM VALUE of Counter to produce band rate of 9600 bps on FPGA board having clock signal frequency of 100 MHz.

$$C_{max} = \frac{f_{CLK}}{\frac{1}{16} b} - 1 = \frac{100 \times 10^6}{9600 \times 16} - 1 \approx 650$$



Counter counts from 0 to 650 & generates a HIGH PULSE each time it reaches to 650.

time : 0 to  $\frac{T_b}{16}$


Counter : 0 to 650

$$\frac{T_b}{16} \rightarrow 650$$


$$T_b = 16 \times 650$$



## Transmitter





## Oversampling Technique:




1. Wait until incoming signal becomes 0 (start bit), then start the sampling tick counter
2. When tick counter reaches 7 (middle of start bit), clear tick counter and restart
3. When counter reaches 15 (middle of first data bit), shift bit value into register & restart tick counter
4. Repeat step 3 ( $N - 1$ ) more times to retrieve the remaining data bits
5. If optional parity bit is used, repeat step 3 one time
6. Repeat step 3 ( $M$ ) more times to obtain stop bits


N data bits  
M stop bits








# Receiver






1. Wait until incoming signal becomes 0 (start bit), then start the sampling tick counter 
2. When tick counter reaches 7 (middle of start bit), clear tick counter and restart
3. When counter reaches 15 (middle of first data bit), shift bit value into register & restart tick counter
4. Repeat step 3 ( $N - 1$ ) more times to retrieve the remaining data bits
5. If optional parity bit is used, repeat step 3 one time 
6. Repeat step 3 ( $M$ ) more times to obtain stop bits

N data bits  
M stop bits




Read @  $\frac{T_b}{2}$




Receiver

↓ State Machine ↓



## Shift Right Register Implementation

### Shift Right Operation



Above operation in C:  $b \leftarrow r_x | (b \gg 1)$

Incoming data is :  $b_0 b_1 \dots b_7$   
( $b_0$  received first and  
 $b_7$  at last)


$r_x$  bit is receiving the bits  $b_0 b_1 \dots b_7$  serially.

After executing above instruction, b register  
contains the bits as :


$$b = b_7 b_6 \underline{\quad} b_0$$

means Receive & Shift


$d_0 \rightarrow$




$d_1 \rightarrow$




$d_2 \rightarrow$




$d_3 \rightarrow$




$d_4 \rightarrow$



$d_5 \rightarrow$



$d_6 \rightarrow$



$d_7$

