

see detailed metrics. Double-click on demangled names to rename

ms]	Compute Throughput	Memory Throughput	# Registers [register
0.00	91.56	36.53	122
0.00	91.59	36.54	122

→ much less memory pressure
holy: from 63 → 70 → 92
w/ columns

- likely due to
- register spilling (massive AI ↑)
(uses 122 regs)
 - async
 - double buffering

High-level overview of the throughput for compute and memory resources of the GPU. For each unit, the throughput reports the achieved percentage of utilization with respect to the theoretical maximum. Breakdown of the GPU presented as a roofline chart.

Compute (SM) Throughput [%]	91.59	Dur
Memory Throughput [%]	36.54	Elas
L1/TEX Cache Throughput [%]	38.57	SM
L2 Cache Throughput [%]	13.19	SM
DRAM Throughput [%]	2.92	DR

High Throughput The kernel is utilizing greater than 80.0% of the available compute or memory performance of the device. To further improve performance, work will likely need to be shifted from the most

Compute Bottleneck Detect bottlenecks arising from compute capabilities

tasks for stuff from dram much more
much much cover

registers are the new culte!



Holy cow

Compute Throughput Breakdown

SM: Pipe Fma Cycles Active [%]	91.59
SM: Issue Active [%]	53.22
SM: Inst Executed [%]	54.72
SM: Inst Executed Pipe Lsu [%]	20.31
SM: Mio2rf Writeback Active [%]	13.66
SM: Mio Inst Issued [%]	10.35
SM: Mio Pq Write Cycles Active [%]	4.49
SM: Mio Pq Read Cycles Active [%]	4.49
SM: Pipe Alu Cycles Active [%]	4.28
SM: Inst Executed Pipe Adu [%]	0.79
SM: Inst Executed Pipe Cbu Pred On Any [%]	0.02
SM: Inst Executed Pipe Tex [%]	0.00
IDC: Request Cycles Active [%]	0
SM: Inst Executed Pipe Xu [%]	0
SM: Inst Executed Pipe Uniform [%]	0
SM: Inst Executed Pipe lpa [%]	0
SM: Inst Executed Pipe Fp16 [%]	0
SM: Pipe Fp64 Cycles Active [%]	0
SM: Pipe Shared Cycles Active [%]	0
SM: Pipe Tensor Cycles Active [%]	0

much less SWMEM → reg pressure

much less L/S since everything in regs



18 - 1 occupancy compared to
my 94 - 1.

Naive bottleneck: Constant
loads

Tiled bottleneck: Stream to regs
bus

Coblas bottleneck: Math

122 regs shared \rightarrow only

18 - 1 occupancy \rightarrow
much more ILP

