

result to see detailed metrics. Double-click on demangled names to rename it.

Compute Throughput [%]	Memory Throughput [%]	# Registers [register/thread]
62.90	94.40	32

much more
stuff to
do in normal
flow in
vector add
(higher AD)

pretty more
usage of
L1/L2 as
opposed to
just scalar
(higher data reuse)
also use some
strided access
(band)


2x from
vector
add

Compute (SM) Throughput [%]	62.90
Memory Throughput [%]	94.40
L1/TEX Cache Throughput [%]	95.23
L2 Cache Throughput [%]	16.19
DRAM Throughput [%]	0.48

L1-bound

Small working
set
→
lives in L1
→

DRAM/L2 low usage



WAY TOO MANY L/S \downarrow compute bound

Instruction bound

Compute Throughput Breakdown

SM: Inst Executed Pipe Lsu [%]	62.90
SM: Issue Active [%]	34.70
SM: Inst Executed [%]	34.69
SM: Mio2rf Writeback Active [%]	31.75
SM: Pipe Fma Cycles Active [%]	31.50
SM: Mio Inst Issued [%]	31.48
SM: Pipe Alu Cycles Active [%]	5.24
SM: Inst Executed Pipe Adu [%]	0.12
SM: Inst Executed Pipe Cbu Pred On Any [%]	0.04
SM: Pipe Tensor Cycles Active [%]	0.03
SM: Pipe Shared Cycles Active [%]	0.03
SM: Mio Pq Write Cycles Active [%]	0.03
SM: Mio Pq Read Cycles Active [%]	0.03
SM: Inst Executed Pipe Uniform [%]	0.02
SM: Inst Executed Pipe Tex [%]	0
SM: Inst Executed Pipe lpa [%]	0
SM: Inst Executed Pipe Fp16 [%]	0
SM: Pipe Fp64 Cycles Active [%]	0
SM: Inst Executed Pipe Xu [%]	0
IDC: Request Cycles Active [%]	0

63% of time SM doing L/S to L1
 32% of time it is doing math

The memory access pattern for loads from L1TEX to L2 is not optimal. The granularity of an L1TEX request to L2 is a 128 byte cache line. That is 4 consecutive 32-byte sectors per L2 request. However, this kernel only accesses an average of 1.4 sectors out of the possible 4 sectors per cache line. Check the [Source Counters](#) section for uncoalesced loads and try to minimize how many cache lines need to be accessed per memory request.

Key Performance Indicators

The memory access pattern for stores from L1TEX to L2 is not optimal. The granularity of an L1TEX request to L2 is a 128 byte cache line. That is 4 consecutive 32-byte sectors per L2 request. However, this kernel only accesses an average of 2.0 sectors out of the possible 4 sectors per cache line. Check the [Source Counters](#) section for uncoalesced stores and try to minimize how many cache lines need to be accessed per memory request.

Key Performance Indicators

~~stalled~~ strided access
is killing us
so much waste



very low utilization
waiting for uncoalesced
STALL 4S



again stalled on LD/ST

Wavefronts at 94.4-1.
overhead

Metric	Vector Add	Naive Matmul
Primary Bottleneck	DRAM Bandwidth	LSU Instruction Throughput
Arithmetic Intensity	Low	High
DRAM Utilization	High	Near Zero (0.48%)
L1/L2 Efficiency	Low (Streaming)	High (Reuse/Hit Rate)
Access Pattern	Coalesced	Strided / Uncoalesced