
# FAST FOURIER TRANSFORM

Fast Fourier Transform, or FFT, is an algorithm for computing the N point DFT with a computational complexity of O(nlogn).

It is an efficient way of calculating the DFT of x(n)


#### **Fast Fourier Transform:**



### Matlab FFT Code without pipelining:

In this code N point fft is implemented without pipelining i.e it is implemented without any synchronisation with the clock as soon as the input is given we get the output as that of combinational block.


Total elapsed time is 0.0026 sec for without pipelined processor for an 8 point fft.




# Matlab Code with pipelining:

In this code N point fft is calculated with pipelining i.e implemented each stage in synchronisation with a clock but as clock cannot be generated externally I have used pause function in matlab for clock synchronisation each stage is set to 0.5 sec as the clock rate. It calculates each stage value in some p sec and then pause for 0.5 - p sec and then gives its value to the next stage.

By using this latency increases little bit but throughput of the function increases hence the efficiency increases.



#### **WAVEFORM:**



# FFT Using Verilog Without pipelining:

In this 8 point fft is implemented using verilog and without pipelining i.e all blocks are considered as asynchronous combinational blocks as soon one block gets its output it sends its output to the next block.


I have used online EDA - tool for synthesis and simulation of code.

## FFT Using Verilog With pipelining:


In this 8 point fft is implemented using verilog and with pipelining i.e all blocks are considered as synchronous blocks which gives its value to the next stage on rising edge of the clock.

However latency of pipelined processor increases slightly throughput increases.

#### WITHOUT PIPELINING SYNTHESIS REPORT:



#### WITH PIPELINING SYNTHESIS REPORT:



#### **COMPARISON BETWEEN PIPELINED AND WITHOUT:**

|            | PIPELINED  | WITHOUT PIPELINE                                       |
|------------|--|--|
| Area       | 1400   | 890  |
| Throughput | 100 instructions per sec(0.01 sec for one ins)                   | 300 instructions per second (0.01/3 sec for one ins)   |
| Latency    | Around 0.01 sec  | Slightly greater than 0.01 sec                         |
| Cost       | More for pipelined as number of gates and area is more           | Less as number of gates is less and area reqd. Is less |
| Gates reqd | 120 nand cells as d-flip flops are required more number of gates | 70 nand cells  |