Microprocessors and Interfacing

CS/EEE-F241

Design project on,

FUNCTION GENERATOR

Anmol Shukla 2014A3PS274G Murali Aniruddhan 2014A7PS054G Ayush Agarwal 2014A7PS083G Rishabh Jain 2014A7PS069G

ACKNOWLEDGEMENTS

This project was not an individual effort but a group effort, and by group we not only mean the four team members, but all those people who helped us move forward, even if it was by an inch. Thus, we would like to thank the following persons:

- a. Prof. KR Anupama, for giving us the opportunity to do this project, and for providing help in the form of various online resources like on the website https://www.edge.edx.org and providing educational videos that added greatly to our knowledge.
- b. Instructor, Meetha V. Shenoy, who in the course of discoursing tutorials, taught us numerous techniques in reference to the various devices used in the project.
- c. Our mentor, Rajalakshmi Kishore, who helped us all along the way, and pointed us in the general direction to work in.
- d. The Goa campus of BITS Pilani, for providing us with resources like the library and the internet.
- e. All the people that contributed in whichever way possible, to this project.

HARDWARE USED

1.	8086 MICROPROCESSOR	1 unit
2.	555 clock generator	1 unit
3	8284 P-clock Generator	1 unit
4.	8255	1 unit
5.	8253	1 unit
6.	2 KB RAM 6116	2 unit
7.	4 KB ROM 2732	4 units
8.	DAC 0830	1 unit
9.	OPAMP 741	1 unit
10.	74LS138	1 units

ASSUMPTIONS

- 1. User has to first press a function key (sine, triangle or square), then the frequency keys, then the amplitude key to enable the 1V key followed by the 1V key presses and then Generate key.
- 2. Look up tables are used to generate Sine, Triangle, and Square wave-forms.
- 3. If the user forgets to enter sine, triangle or square wave by default sin wave will be produced.
- 4. The jumps for each ISR to corresponding delay function are a near jump.
- 5. The clock given to 8253 is 90 KHz.
- 6. Addressing used in memory interfacing is incremental addressing.

MEMORY INTERFACING

Two 6116 2KB RAM chips and two 2732 4kB ROM chips. Here memory of the last locations is folded back to ROM. It is done because of the fact that the microprocessor executes instructions at memory location FFFF0h (which is a jump instruction), when reset.

ROM1 (00000-01fff)

A19	A18	A17	A16	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	А3	A2	A1	A0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1

RAM1 (02000-02fff)


A:	L9	A18	A17	A16	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	А3	A2	A1	A0
	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
	0	0	0	0	0	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1


2 (FE000-FFFFF)


ROM

A19	A18	A17	A16	A15	A14	A13	A12	A11	A10	A9	A8	A7	A6	A5	A4	А3	A2	A1	A0
1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1


Flowchart











Hardware
















MEMORY INTERFACING





We have included some samples of the Waves generated in the SAMPLES folder.