# Microprocessors Project 1: RISC Design

The microprocessor designed IITB – RISC is an 8 – register, 16 bit system. It has eight general purpose registers (R0 – R7). R7 acts as the program counter (PC). All addresses are short word addresses. This architecture uses two conditional flags, carry flag and zero flag. It uses point-to-point communication.

There are three machine – code instruction formats (R, I and J type) and a total of 14 instructions.

## Flowcharts and Control Signals

1. **ADD /ADC /ADZ**

|  |  |
| --- | --- |
|  |  |
|  |  |
|  |  |
|  |  |

**2) ADI**

|  |  |
| --- | --- |
|  |  |
| (6 to 16) |  |
|  |  |
|  |  |

**3) NDU / NDC / NDZ**

|  |  |
| --- | --- |
|  |  |
|  |  |
|  |  |
|  |  |

**4) LOAD HIGHER**

|  |  |
| --- | --- |
|  |  |
|  |  |

**5) LOAD**

|  |  |
| --- | --- |
|  |  |
|  |  |
|  | , |
|  |  |
|  |  |

**6) STORE**

|  |  |
| --- | --- |
|  |  |
|  |  |
|  |  |
|  |  |

**7) BRANCH ON EQUALITY**

|  |  |
| --- | --- |
|  |  |
|  |  |
|  |  |
| \*\* | , add, |

**8) JUMP AND LINK**

|  |  |
| --- | --- |
|  |  |
|  |  |
|  | , add, |

**9) JUMP AND LINK TO REGISTER**

|  |  |
| --- | --- |
|  |  |
|  | , |
|  | , add, |

**10) LOAD MULTIPLE**

|  |  |
| --- | --- |
|  |  |
|  |  |
|  |  |
|  | , |
|  | , |

**12) STORE MULTIPLE**

|  |  |
| --- | --- |
|  |  |
|  |  |
|  |  |
|  | , ,  ,  , |

# Datapath

# Datapath Components

1. REGISTER
2. REGISTER BANK
3. MEMORY
4. ALU
5. ADDER
6. SUBTRACTOR
7. NAND LOGIC CIRCUIT
8. PRIORITY ENCODER
9. MULTIPLEXERS
10. 2 TO 1 MUX \_ 16 BIT
11. 4 TO 1 MUX \_ 3 BIT
12. 3 TO 1 MUX \_ 16 BIT
13. PROGRAM COUNTER (P.C.)
14. INSTRUCTION REGISTER
15. LOAD HIGHER
16. ALU\_REG\_OUT
17. SIGN EXTENDERS
18. 6 TO 16 BIT
19. 9 TO 16 BIT