Time: 16:30 - 17:30	Day2: Friday, 13 Dec. 2013 (POSTER SESSION-2)				
SP2.1569830563	Classification of Ground Vehicles Using Acoustic Processing and Neural Network				
	Manisha kandpal				
SP2.1569827335	Square/Triangular Wave Generator using Fractional Capacitor				
CP2.1569823377	Manish kumar Coverage Optimization in Heterogeneous Networks Using User Equipment Relays				
CI 2.1309623377	Coverage Optimization in Heterogeneous Networks Using User Equipment Relays				
	Padmashree Ambare				
SP2.1569817295	Fair M-Estimators as a Cost Function for FASTICA				
	Reedip Banerjee				
CP2.1569818919	Improvement in Active Interference Cancellation Technique using Guard Carriers in MB-OFDM UWB System				
	Ravinder Kumar				
SP2.1569826073	An Innovative Efficient Approach for Depression Analysis using Electrocardiogram Signal				
	Shamla Mantri				
SP2.1569826595	SAO in CTU Decoding Loop For HEVC Video Decoder				
	Prashanth Nandalike Subramanya				
SP2.1569802527	Efficient Implementation of HEVC Decoder on Low Power x86 Processor				
	Tony James				
SP2.1569818077	Image Superresolution by Interpolating High Frequency Subbands of Image using Surface Fitting				
SP2.1569821089	Mayank Agrawal Efficient Motion Compensation Solution for H264 Ultra HD codec				
31 2.1307021007	Efficient Motion Compensation Solution for 11204 Citra IID Couce				
CD2 1 5 (002 (01	Ramakrishna reddy				
CP2.1569826691	Trapezoidal patch with H AND V Shaped slot Loaded Microstrip Antenna				
	Radha Sharma				
SP2.1569824301	Instantaneous fundamental frequency estimation of speech signal using DESA in lowfrequency region				
	Purshottam rathore				
VP2.1569822337	Performance Comparison Of Filter Circuits Based On Two Different Current Conveyor Topologies				
	Garima Varshney				
CP2.1569818049	Single Collector Multi Chain Routing Protocol for Wireless Sensor Networks				
	Harichandan Pulagam				
VP2.1569819467	Prototypes of Opportunistic Wireless Sensor Networks for Temperature Monitoring and Control				
	Raaziyah Shamim				
VP2.1569818767	Low Power Efficient Implementation of BCD Adder & Multiplier on FPGA (Shambhavi mishra)				
	Shambhavi mishra				
İ	Samuel Control of the				

SPX.XXXX: Signal Processing Poster Session number.Paper id CPX.XXXX: Communication Poster Session number.Paper id

VPX.XXXX: VLSI and Embedded Systems Poster Session number.Paper id

1		