

Introduction of Computer

21

Bus structure: A bus is set of lines.

One line can transfer 1 bit

There is mainly 3 buses in CPU C0/I1

i) Address Bus

Unidirectional

if address bus is of n bits then total max capacity will be 2^n bits
Memory location - $0 - 2^{16}$

ii) Data Bus

Bidirectional

Input devices to MP

MP to memory

iii) Control Bus: Controlling signal

to peripheral device.

8085 Microprocessor

8085

MP

Address Bus

Data Bus

Control Bus

Address Bus

Data Bus

Control Bus

Memory

S/P

O/P

Basic I/O

Input devices are used for taking input from user.

- (i) Keyboard
- (ii) Mouse
- (iii) Joystick
- (iv) Touch Screen
- (v) Light Pen
- (vi) Magnetic ink character reader
- (vii) OCR
- (viii) Scanner

Output devices are used for producing output.

- (i) Monitor
- (ii) Speaker
- (iii) Printer
- (iv) Projector

Subroutine

Subroutine is like function (C language) and it is written and stored separately.



The block of instruction which carries out a specific well defined task is called a subroutine.

When subroutine called

- It halts the main program
- Provide return to the same point.
- Transfer control to subroutine.
- Execute the subroutine.

Ex- main()

{



PC (Program Counter) always hold the address of next instruction.


After return, PC should be in 2017
 but we have to use the most simplest and correct way for return.

We use stack (last in first out)

What we else can we do

- State in Reg } → not works if another subroutine is available in
 - State in subroutine
 - State fixed Memory. FJ Subroutine

So Stack is



Interrupt \Rightarrow When a process is executed by the CPU & when a user request for another process, then this will create disturbance for the running process. This is called interrupt.

[Subroutine needs call but
Interrupt happens automatically by user [Software]
hard ware]

3 types of interrupt

- (i) Internal Interrupt (divided by 0, reg overflow)
- (ii) External Interrupt - (I/O devices trigger)
- (iii) Software interrupt - (System call)

Handling Interrupt \Rightarrow

CPU continuously check interrupt pin value
if it is 1 then interrupt occurs then

Finish the current instruction $\xrightarrow{PC \text{ value}}$

Push the control status onto control stack $\xrightarrow{\text{interrupt stack}}$
Load the interrupt subroutine address on PC $\xrightarrow{\text{execute interrupt}}$

Service routine $\xrightarrow{\text{pushes the process}} \xrightarrow{\text{status from control stack}}$

Vector interrupt — fixed address


~~X8 = fixed address~~ (TIP AP 125 T 5.5, 6.5, 7.5
~~non maskable interrupt~~

Maskable interrupt — interrupt that can be

disabled (~~ignored~~) $\xrightarrow{\text{maskable}}$
~~can't be handled until enabled by software~~

~~and what has to be done to enable it~~
obj11W.DAT and obj12.LDT added to system

DMA \Rightarrow DMA Stands for Direct Memory Access



Transferring data between Memory and I/O without involvement of Mp is called DMA.

- It is very fast as Mp is not involved.
- Mp is free for other work. (Sometimes, not for all)

DMAC (DMA Controller) Control this data transfer.

DMAC takes the charge of bus master and release the control signal.


On times of Mp it takes and then then send other side but DMAC will do

directly.

Why DMA fast?

→ As DMA is made exclusively for DMA transfer that's why it is preprogrammed. It does not need any instruction. So fast.

On the other side as MP can do a lot of thing it needs instruction for everything. That's why it is comparatively slow.



HLDA
(Hold Acknowledgment)

After giving Hold=1 then DMA controller receives HLDA signal. Now DMA becomes busmaster.


Then after finishing DMA gives Hold=0 & MP becomes bus master again.

② Actually what happens - MP gives CADR (4000H) Current Address Register and CWC R (0005H) Current word count register. Address 4000H , have to transfer 5 bytes.

First DMA-C checks whether I/O devices available / not. If I/O is available it checks if DREQ (Data Request) signal is available. Then DMA-C gives Hold, M1P release bus & give HLDA. Before transfer Data, DMA-C gives DACK to signal to all I/O. So that I/O devices be ready to get the data in meantime.

- In time of byte transferring CAR is incremented. (CAR++) & CWR -- When all byte is transferred (CWR ==) it is called terminal count.

→ When terminal count is 0 then it gives hold signal to all I/O.



DMA has 4 channel means 4 I/O devices can be connected.
If more than 1 channel give request then priority comes to place.

Channel 0 High

n 1

n 2

n 3

↓ Low

Transfer Mode

(i) Block/Burst transfer • until

the transfer is completed, DMAC remains bus master. DREQ becomes 1 only one time.

Advanced Superfast ~~both request~~
Read • Up box be in hold state

(ii) Cycle stealing ; \Rightarrow After transferring

1 byte, DMAC give control to CPU

• we can do everything in time of transferring whole I/O.

~~we can do following~~

• we use this type of DMA but in advanced way.

(x) Maybe we think we are using ~~PLA~~
but Up becomes idle as In 1 sec it
can done a ~~1000~~ billion operation.

Nowadays ~~Up~~ always looks up what our
Up is doing. If Up is idle then it
tries to steal cycle mark.

Demand transfer \Rightarrow I/O gives

$DREQ = 1, 0$ to control the flow
(interchangeably)

of Data.

Printer want to load Page, in this mean

time $DREQ = 0$

Transparent Mode \Rightarrow When Up is idle

then DMA do its work.

Forward DMA \Rightarrow printer says (1)

DMA has 3 Reg

* Starting address

* Word count

After completion. The status of operation


processor get interrupt
that it is completed.

Pipelining \Rightarrow performing 3 tasks at the same time.

We want to do everything very fast.
In order to do that we have to make:
① circuit change to upgrade
CPU it is very costly

② Arranging CPU like a Pipe

Where there is different stages



non-pipelining 8 sec total Pipelining 2 sec total (X)


total 9 min total 5 min

Performance better

2x8 = 16M flop
20P = 16M flop

Pipeline is a process of arrangement of hardware elements of CPU such that overall performance is increased.

- Simultaneously more than one instruction takes place in pipelined processor.
- Multiple processes are overlapped in execution.




All are added with a clock.

Non Pipelining:

(X) Suppose there is 8 instruction

And 1 instruction has 5 stages



Pipelining: There is 8 instruction and

5 stages than

clock cycle 1 2 3 4 5

S₁ I₁ I₂ I₃ I₄ I₅

I₁ I₂ I₃ I₄

S₂

I₁ I₂ I₃

S₃

I₁ I₂ = I₃

S₄

I₁ I₂ = I₃

S₅

I₁ I₂ = I₃

In this way every instruction will be completed

no of stages = K

no of instructions = N

Total clock cycles = $N + K - 1$

1st instruction completed = (no of stages) clock cycle

P 28 I₁ (I₁ - I₈) 5 stages

5 + 8 - 1 = 12

(with bus) wait

$$\text{Speed up} = \frac{NP}{P} = \frac{40}{12} = 3.33 \dots$$


Efficiency of Utilization = $\frac{\text{How many blocks used}}{\text{Total block}}$

$$= \frac{40}{60} = \frac{2}{3}$$

Hazard In Pipelining \Rightarrow

CPI = 1 \rightarrow In every clock pulse a instruction is completed

Hazards are the problem that come in achieving CPI = 1



$$I_1 = R_2 \leftarrow R_1 + R_3$$

$$I_2 = R_5 \leftarrow R_2 + R_3$$

	CC ₁	CC ₂	CC ₃	CC ₄	CC ₅	
I ₁	FF _D	OF	Ex	M ₁	WB	R ₂ final value will come
I ₂	FF _D	OF	Ex	M ₂	WB	But we get R ₂ Value.

RAM → Main bus of Computer

Random Access Memory

• Volatile memory: Power supply off data

No gone program starting with

The tasks currently performed by CPU
are stored in RAM

RAM is a part of CPU

(*) It is very fast

• It can be directly accessed by CPU

• It is part of Primary memory

Types of RAM

(i) SRAM: Static RAM

Data remains in SRAM as long as there is power supply.

• It is also used as Cache Memory

It does not have to be refreshed.

• It is faster & costly, consume more power

(ii) DRAM → Dynamic RAM

Data will be stored and only when it is refreshed frequently, work and store

• The Main Memory of Most computers are DRAM

SRAM is mostly used in Specialized Applications

ROM \Rightarrow Read Only Memory

ROM data is permanently stored during creation of information.


It is called non volatile memory.

Types -

- (i) PROM - Programmable ROM
- (ii) EEPROM - Erasable PROM
- (iii) EEPROM - Electrically Erasable PROM

Bus structure has two types -

- (i) Single Bus structure : M A 92
- (ii) Multibus structure



only 1 bus is used

Single bus does one transfer at a time

So only 2 units can actively use the bus at a given time (input - memory
memory - output)

advantage

- simple, low cost
- flexible to add devices


disadvantage

- slow speed
- Efficient transfer mechanism

needed
→ add buffer register; (first
data come to buffer register then when CPU
is idle operation is done)

(ii) Multibus :-

it improves performance input →
achieve parallelism.



disadvantage - High price

Advantages - One bus for fetch ^{instruction} & other fetch data.