```
library IEEE;
use IEEE.std_logic_1164.all;
       use IEEE.numeric_std.all;
4
5
6
7
8
9
       entity dwl is
          port(
                                       : in std_logic; -- input (A>B) as obtained from the 4-bit comparator : in std_logic; -- input (A=B) as obtained from the 4-bit comparator : in std_logic; -- input (A<B) as obtained from the 4-bit comparator
                   AGTB
                   AEQB
                   ALTB
                                       : in std_logic; -- input from pb(0)
: in std_logic; -- input from pb(1)
: out std_logic_vector(5 downto 0) -- output for the leds
10
                   door
11
                   window
12
13
                   leds_out
14
       );
end entity dwl;
15
16
17
       architecture logic_dwl of dwl is
18
19
20
       begin
21
           leds_out(2) <= AGTB AND window AND door; -- If it's ABOVE temp and the window and door</pre>
       are closed, the A/C should turn ON
22
                                                                   -- If the current and desired temp are equal,
           leds_out(1) <= AEQB;</pre>
       then system is AT temp
23
           leds_out(0) <= ALTB AND window AND door; -- If it's BELOW temp and the window and door</pre>
       are closed, the Furnace should turn ON leds_out(3) <= (AGTB OR ALTB) AND window AND door; -- If A/C or Furnace is ON and the
24
       door and window are closed
           leds_out(4) \leftarrow NOT(door); -- when pb(0) is pressed, that means the door is open
25
           leds_out(5) \le NOT(window); -- when pb(1) is pressed, that means the window is open
26
27
28
       end logic_dwl;
```