```
library ieee;
use ieee.std_logic_1164_all;
 2
      use ieee.numeric_std.all;
 5
 6
7
      entity LogicalStep_Lab3_top is port (
                     : in std_logic;

: in std_logic_vector(3 downto 0);

: in std_logic_vector(7 downto 0); -- The switch inputs

: out std_logic_vector(7 downto 0); -- for displaying the switch content
         clkin_50
 8
         pb
         SW
10
          leds
11
                        : out std_logic_vector (6 downto 0); -- 7-bit outputs to a 7-segment
         seg7_data
         seg7_char1 : out std_logic;
seg7_char2 : out std_logic
12
                                                                    -- seg7 digi selectors
13
                                                                    -- seg7 digi selectors
14
15
16
      end LogicalStep_Lab3_top;
17
18
      architecture Energy_Monitor of LogicalStep_Lab3_top is
19
20
      -- Components Used are Compx1, Compx4, dwl, vacation_mode_mux, SevenSegment and segment7_mux which are defined below
21
22
     23
24
2
5
26
27
28
                               : out std_logic
             ALTB
29
             );
30
      end component;
31
32
33
      component vacation_mode_mux port (
34
                            : in std_logic;
             pb_button
35
             desired_temp
                                   : in std_logic_vector(3 downto 0);
36
                                  : out std_logic_vector(3 downto 0)
             fixed_setting
37
             );
38
      end component;
39
40
41
      component dwl port (
42
                                   : in std_logic;
                 AGTB
43
                                 : in std_logic;
                 AEQB
                                  : in std_logic;
: in std_logic;
: in std_logic;
44
                 ALTB
45
                 door
46
                 window
47
                 leds_out
                                  : out std_logic_vector(5 downto 0)
48
             );
49
      end component;
50
51
52
53
      component SevenSegment is port (
  hex : in std_logic_vector(3 downto 0);    -- The 4 bit data to be displayed
  sevenseg : out std_logic_vector(6 downto 0)    -- 7-bit outputs to a 7-segment
54
55
56
      end component;
57
58
59
      component segment7_mux is port (
                          : in std_logic := '0';
60
                  c1k
61
                  DIN2
                               : in std_logic_vector(6 downto 0);
                               : in std_logic_vector(6 downto 0);
62
                  DIN1
                               : out std_logic_vector(6 downto 0);
: out std_logic;
63
                  DOUT
64
                  DIG2
65
                  DIG1
                               : out std_logic
66
67
      end component;
68
69
70
71
72
73
74
         signal seg7_A
                                : std_logic_vector(6 downto 0); --7 bit signal to be displayed on
      left 7 segment
```

```
Date: July 04, 2019
                                                          LogicalStep_Lab3_top.vhd
                                                                                                                   Project: LogicalStep_Lab3
    75
               signal seg7_B
                                          : std_logic_vector(6 downto 0); --7 bit signal to be displayed on
           right 7 segment
                                            : std_logic_vector(3 downto 0); -- signal for current temp A sw(3..0) : std_logic_vector(3 downto 0); -- signal for desired temp sw(7..4)
    76
               signal inp_A
               signal inp_B
    77
    78
               signal AGTB
                                            : std_logic; -- signals for storing the outputs from the 4-bit
          comparator (A>B)
signal AEQB
signal ALTB
                                            : std_logic; -- (A=B)
                                            : std_logic; -- (A<B)
    80
    81
    82
               signal TEST_PASS
                                            : std_logic; -- signal for Test_pass
          signal vac_mode : std_logic; -- signal for Vacation Mode from pb(3)
signal mc_test : std_logic; -- signal for MC_TESTMODE from pb(2)
signal window : std_logic; -- signal for Window from pb(1)
signal door : std_logic; -- signal for door from pb(0)
signal temp_signal : std_logic_vector(3 downto 0); -- signal which will store the output from vacation_mode_mux of either desired temp or fixed setting
    83
    84
    85
    86
    87
    88
    89
           -- The circuit begins here
    90
    91
          begin
    92
    93
          Testbench1:
    94
           PROCESS (SW, AGTB, AEQB, ALTB, pb(2)) is
    95
    96
          variable EQ_PASS, GE_PASS, LE_PASS : std_logic := '0';
    97
    98
          begin
    99
                   IF ((sw(3 downto 0) = sw(7 downto 4)) AND (AEQB = '1')) THEN
                   EQ_PASS := '1';
GE_PASS := '0';
  100
  101
  102
                   LE_PASS := '0';
  103
                   ELSIF ((sw(3 \text{ downto } 0) > sw(7 \text{ downto } 4)) AND (AGTB = '1')) THEN GE PASS := '1':
  104
  105
                   GE_PASS :=
                   _ .... .= '1';
EQ_PASS := '0':
  106
                   LE_PASS := '0';
  107
  108
                   ELSIF ((sw(3 downto 0) < sw(7 downto 4)) AND (ALTB = '1')) THEN
LE_PASS := '1';</pre>
  109
                   LE_PASS := '1';
GE_PASS := '0';
  110
  111
                   EQ_PASS := '0'
  112
  113
  114
                   ELSE
                   EQ_PASS := '0';
GE_PASS := '0';
LE_PASS := '0';
  115
  116
  117
  118
  119
                   END IF;
  120
  121
                   TEST_PASS <= NOT(pb(2)) AND ( EQ_PASS OR GE_PASS OR LE_PASS);
  122
                   leds(6) <= TEST_PASS;</pre>
  123
           end process;
  124
  125
                                                     -- getting the inputs for current temp from the switches
               inp_A \le sw(3 downto 0);
  126
               inp_B \ll sw(7 downto 4);
                                                      -- getting the inputs for desired temp from the switches
  127
  128
           -- getting inputs from the pbs
  129
               vac_mode <= pb(3);
               mc_test <= pb(2);</pre>
  130
               window \neq pb(1);
  131
               door \ll pb(0);
  132
  133
               leds(7) \le NOT(pb(3)); -- when pb(3) is pressed which indicate vacation mode, then
  134
           led(7) should light up
  135
  136
            -- Instantiating for the components declared above
               INST1: Compx4 port map(inp_A, temp_signal, AGTB, AEQB, ALTB);
  137
               INST2: vacation_mode_mux port map(pb(3), inp_B, temp_signal);
  138
               INST3: SevenSegment port map(temp_signal, seg7_A);
  139
  140
               INST4: SevenSegment port map(inp_A, seg7_B);
INST5: segment7_mux port map(clkin_50, seg7_A, seg7_B, seg7_data, seg7_char1, seg7_char2);
INST6: dwl port map(AGTB, AEQB, ALTB, door, window, leds(5 downto 0));
  141
  142
```

143 144

145 146 end Energy_Monitor;