```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
       USE ieee.numeric_std.ALL;
 5
 6
7
       ENTITY LogicalStep_Lab4_top IS
           PORT
 8
           clkin_50 : in std_logic;
rst_n : in std_logic;
10
           pb : in std_logic_vector(3 downto 0);
sw : in std_logic_vector(7 downto 0); -- The switch inputs
leds : out std_logic_vector(7 downto 0); -- for displaying the switch content
seg7_data : out std_logic_vector(6 downto 0); -- 7-bit outputs to a 7-segment
seg7_char1 : out std_logic; -- seg7 digi selectors
seg7_char2 : out std_logic -- seg7 digi selectors
11
12
13
14
15
16
17
18
       END LogicalStep_Lab4_top;
19
20
       ARCHITECTURE SimpleCircuit OF LogicalStep_Lab4_top IS
21
22
23
           -- Signals used are declared here
24
25
           CONSTANT SIM
                                                         : boolean := FALSE; -- set to TRUE for simulation
       runs otherwise keep at 0.
26
           CONSTANT CLK_DIV_SIZE
                                                          : INTEGER := 26; -- size of vectors for the counters
27
28
                                                          : STD_LOGIC; -- main clock to drive sequencing
           SIGNAL
                       Main_CLK
       of State Machine
29
                       bin_counter : UNSIGNED(CLK_DIV_SIZE-1 downto 0); -- :=
30
       to_unsigned(0,CLK_DIV_SIZE); -- reset binary counter to zero
           signal seg7_A
signal seg7_B
signal Digit1
signal Digit2
: std_logic_vector(6 downto 0);
std_logic_vector(6 downto 0);
std_logic_vector(6 downto 0);
std_logic_vector(6 downto 0);
32
33
34
35
36
           37
38
39
40
           signal Extend_out
signal EXT_EN
signal Extend
                                               std_logic;
std_logic;
std_logic;
std_logic;
41
42
43
44
           signal Grapple
                                                 std_logic;
45
           signal G_led
                                                 : std_logic;
46
           signal Grapple_tog
                                           : std_logic;
47
                                                : std_logic;
           signal Extender_tog
48
                                             : std_logic_vector(3 downto 0);
: std_logic_vector(3 downto 0) := "0000";
: std_logic;
49
           signal X_TARGET
           signal X_CURRENT
50
           signal X_DRIVE
51
                                              : std_logic_vector(3 downto 0);
: std_logic;
: std_logic;
: std_logic;
: std_logic;
: std_logic;
52
           signal X_OUT
53
           signal X_Up1_Down0
           signal X_gt
signal X_eq
signal X_lt
54
55
56
           signal X_count
57
                                                 : std_logic;
                                                std_logic;
58
           signal X_ERROR_led
                                             : std_logic_vector(3 downto 0);
: std_logic_vector(3 downto 0) := "0000";
: std_logic_vector(3 downto 0);
: std_logic;
: std_logic;
59
60
           signal Y_TARGET
           signal Y_CURRENT
signal Y_OUT
61
62
           signal Y_DRIVE
63
           signal Y_Up1_Down0
64
           signal Y_gt
65
                                                 std_logic;
           signal Y_eq
66
                                                 std_logic;
           signal Y_lt
signal Y_count
signal Y_ERROR_led
                                              std_logic;
std_logic;
std_logic;
67
68
69
70
71
           signal ERR_SIG
                                                 : std_logic;
```

```
73
       -- Components Used are declared here:
 74
 75
       component Bidir_shift_reg port
 76
                                   : in std_logic := '0';
: in std_logic := '0';
: in std_logic := '0';
 77
                 CLK
 78
                 RESET_n
 79
                 CLK_EN
                                   : in std_logic := '0';
 80
                 LEFTO RIGHT1
 81
                 REG_BITS
                                   : out std_logic_vector(3 downto 0)
 82
 83
          end component Bidir_shift_reg;
 84
 85
       component U_D_Bin_Counter4bit port
 86
                                   : in std_logic := '0';
: in std_logic := '0';
 87
                 CLK
 88
                 RESET_n
                                   : in std_logic := '0'
 89
                 CLK_EN
                                   : in std_logic := '0';
: out std_logic_vector(3 downto 0)
 90
                 UP1_DOWN0
 91
                 COUNTER_BITS
 92
          );
 93
          end component U_D_Bin_Counter4bit;
 94
 95
       component Compx4 port
 96
          (
                                   : in std_logic_vector(3 downto 0);
: in std_logic_vector(3 downto 0);
 97
                  inp_A
 98
                  inp_B
 99
                                   : out std_logic;
                 AGTB
100
                                   : out std_logic;
                 AEQB
101
                 ALTB
                                    : out std_logic
102
103
          end component Compx4;
104
105
       component SevenSegment port
106
107
                                      in std_logic_vector(3 downto 0);
108
                                      out std_logic_vector(6 downto 0)
                 sevenseg
109
110
          end component SevenSegment;
111
112
       component segment7_mux port
113
          (
114
                              : in std_logic := '0';
                  c1k
115
                              : in std_logic_vector(6 downto 0);
                 DIN2
                              : in std_logic_vector(6 downto 0);
: out std_logic_vector(6 downto 0);
: out std_logic;
116
                 DIN1
117
                 DOUT
118
                 DIG2
119
                                      std_logic
                 DTG1
                              : out
120
           );
121
          end component segment7_mux;
122
123
       component MEALY_SM PORT (
124
                  clk_input,X_MOTION, Y_MOTION, Extender_Out,X_EQ,X_GT,X_LT,Y_EQ,Y_GT,Y_LT
                                                                                                          : in
       std_logic;
125
                 rst_n
                                                                                                          : in
                    := '0':
       std_logic
126
                  clk_en_X,clk_en_Y, Xcount,Ycount,ERROR_led,Extender_en
                                                                                                          : out
       std_logic
127
128
       end component MEALY_SM;
129
130
       component MOORE_SM Port
131
132
                                                                                     : in std_logic;
                  clk_input, rst_n, Extender_en, Extend_tog
133
                                                                                     : in std_logic_vector(3
                  leds
       downto 0);
134
                  shift_reg_en, shift_reg_dir, Extender_out, Grappler_en : out std_logic
135
136
       end component MOORE_SM;
137
138
       component MOORE_SM2 Port
139
140
                 clk_input, rst_n, button, enable
                                                               : in std_logic;
141
                  1ed
                                                                : out std_logic
142
143
        end component MOORE_SM2;
```

INST6: MOORE_SM port map(Main_CLK,rst_n,EXT_EN,Extender_tog,Extender_leds,shift_enable,

210 211

```
shift_dirout,Extend_out,Grapple_en); -- Moore state machine for extender
INST7: Bidir_shift_reg port map(Main_CLK,rst_n,shift_enable,shift_dirout,Extender_leds);
212
          -- Bidirectional shift register used for the extender to shift the leds
213
214
           INST8: MOORE_SM2 port map (Main_CLK, rst_n, Grapple_tog, Grapple_en, G_led); -- Moore
        state machine for grappler
215
           INST9: Error_SM port map (Main_CLK, rst_n, "0000000", seg7_A, ERR_SIG, Digit1);
216
        Error State Machine for dispaying error on the digits
INST10: Error_SM port map (Main_CLK, rst_n, "0000000", seg7_B, ERR_SIG, Digit2);
217
218
219
           INST11: SevenSegment port map(X_OUT, seg7_A);
                                                                         -- 7 Segment Display
220
           INST12: SevenSegment port map(Y_OUT, seg7_B);
221
222
       INST13: segment7_mux port map(clkin_50, Digit1, Digit2, seg7_data, seg7_char1, seg7_char2
); -- For displaying the current or target coordinates on the digits 1 and 2
223
224
        END SimpleCircuit;
```

225