

```

1
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.ALL;
4  USE ieee.numeric_std.ALL;
5
6  ENTITY LogicalStep_Lab4_top IS
7  PORT
8  (
9      clk_in_50      : in  std_logic;
10     rst_n           : in  std_logic;
11     pb              : in  std_logic_vector(3 downto 0);
12     sw              : in  std_logic_vector(7 downto 0); -- The switch inputs
13     leds            : out std_logic_vector(7 downto 0); -- for displaying the switch content
14     seg7_data       : out std_logic_vector(6 downto 0); -- 7-bit outputs to a 7-segment
15     seg7_char1      : out std_logic;                  -- seg7 digi selectors
16     seg7_char2      : out std_logic;                  -- seg7 digi selectors
17 );
18 END LogicalStep_Lab4_top;
19
20 ARCHITECTURE SimpleCircuit OF LogicalStep_Lab4_top IS
21
22     -- signals used are declared here
23     -----
24
25     CONSTANT SIM              : boolean := FALSE;      -- set to TRUE for simulation
26     runs otherwise keep at 0.
27     CONSTANT CLK_DIV_SIZE    : INTEGER  := 26;         -- size of vectors for the counters
28
29     SIGNAL Main_CLK           : STD_LOGIC;             -- main clock to drive sequencing
30     of State Machine
31
32     SIGNAL bin_counter        : UNSIGNED(CLK_DIV_SIZE-1 downto 0); -- :=
33     to_unsigned(0,CLK_DIV_SIZE); -- reset binary counter to zero
34
35     signal seg7_A             : std_logic_vector(6 downto 0);
36     signal seg7_B             : std_logic_vector(6 downto 0);
37     signal Digit1             : std_logic_vector(6 downto 0);
38     signal Digit2             : std_logic_vector(6 downto 0);
39
40     signal shift_enable       : std_logic;
41     signal shift_dirout      : std_logic;
42     signal Extender_leds     : std_logic_vector(3 downto 0);
43     signal Grapple_en        : std_logic;
44     signal Extend_out        : std_logic;
45     signal EXT_EN            : std_logic;
46     signal Extend            : std_logic;
47     signal Grapple           : std_logic;
48     signal G_led             : std_logic;
49     signal Grapple_tog       : std_logic;
50     signal Extender_tog      : std_logic;
51
52     signal X_TARGET           : std_logic_vector(3 downto 0);
53     signal X_CURRENT          : std_logic_vector(3 downto 0) := "0000";
54     signal X_DRIVE            : std_logic;
55     signal X_OUT              : std_logic_vector(3 downto 0);
56     signal X_Up1_Down0       : std_logic;
57     signal X_gt               : std_logic;
58     signal X_eq              : std_logic;
59     signal X_lt               : std_logic;
60     signal X_count           : std_logic;
61     signal X_ERROR_led       : std_logic;
62
63     signal Y_TARGET           : std_logic_vector(3 downto 0);
64     signal Y_CURRENT          : std_logic_vector(3 downto 0) := "0000";
65     signal Y_OUT              : std_logic_vector(3 downto 0);
66     signal Y_DRIVE            : std_logic;
67     signal Y_Up1_Down0       : std_logic;
68     signal Y_gt               : std_logic;
69     signal Y_eq              : std_logic;
70     signal Y_lt               : std_logic;
71     signal Y_count           : std_logic;
72     signal Y_ERROR_led       : std_logic;
73
74     signal ERR_SIG            : std_logic;
75     -----

```

```

73  -----
74  -- Components Used are declared here:
75  component Bidir_shift_reg port
76  (
77      CLK          : in std_logic := '0';
78      RESET_n      : in std_logic := '0';
79      CLK_EN       : in std_logic := '0';
80      LEFT0_RIGHT1 : in std_logic := '0';
81      REG_BITS     : out std_logic_vector(3 downto 0)
82  );
83  end component Bidir_shift_reg;
84
85  component U_D_Bin_Counter4bit port
86  (
87      CLK          : in std_logic := '0';
88      RESET_n      : in std_logic := '0';
89      CLK_EN       : in std_logic := '0';
90      UP1_DOWN0    : in std_logic := '0';
91      COUNTER_BITS : out std_logic_vector(3 downto 0)
92  );
93  end component U_D_Bin_Counter4bit;
94
95  component Comp4 port
96  (
97      inp_A      : in std_logic_vector(3 downto 0);
98      inp_B      : in std_logic_vector(3 downto 0);
99      AGTB       : out std_logic;
100     AEQB       : out std_logic;
101     ALTB       : out std_logic
102 );
103 end component Comp4;
104
105 component SevenSegment port
106 (
107     hex          : in std_logic_vector(3 downto 0);
108     sevenseg     : out std_logic_vector(6 downto 0)
109 );
110 end component SevenSegment;
111
112 component segment7_mux port
113 (
114     clk          : in std_logic := '0';
115     DIN2         : in std_logic_vector(6 downto 0);
116     DIN1         : in std_logic_vector(6 downto 0);
117     DOUT         : out std_logic_vector(6 downto 0);
118     DIG2         : out std_logic;
119     DIG1         : out std_logic
120 );
121 end component segment7_mux;
122
123 component MEALY_SM PORT (
124     clk_input, X_MOTION, Y_MOTION, Extender_Out, X_EQ, X_GT, X_LT, Y_EQ, Y_GT, Y_LT : in
std_logic;
125     rst_n                                             : in
std_logic := '0';
126     clk_en_X, clk_en_Y, Xcount, Ycount, ERROR_led, Extender_en : out
std_logic
127 );
128 end component MEALY_SM;
129
130 component MOORE_SM Port
131 (
132     clk_input, rst_n, Extender_en, Extend_tog : in std_logic;
133     leds                                       : in std_logic_vector(3
downto 0);
134     shift_reg_en, shift_reg_dir, Extender_out, Grappler_en : out std_logic
135 );
136 end component MOORE_SM;
137
138 component MOORE_SM2 Port
139 (
140     clk_input, rst_n, button, enable : in std_logic;
141     led                               : out std_logic
142 );
143 end component MOORE_SM2;

```

```

144
145 component Error_SM port (
146     clk_input      : in  std_logic;
147     rst_n          : in  std_logic;
148     INPUT1         : in  std_logic_vector(6 downto 0); --when button 3 pressed
149     INPUT2         : in  std_logic_vector(6 downto 0);
150     Selector       : in  std_logic;
151     OUTPUT         : out std_logic_vector(6 downto 0)
152 );
153 end component Error_SM;
154
155 BEGIN
156
157 -- CLOCKING GENERATOR WHICH DIVIDES THE INPUT CLOCK DOWN TO A LOWER FREQUENCY
158
159 BinCLK: PROCESS(clkin_50, rst_n) is
160 BEGIN
161     IF (rising_edge(clkin_50)) THEN -- binary counter increments on rising clock edge
162         bin_counter <= bin_counter + 1;
163     END IF;
164 END PROCESS;
165
166 Clock_Source:
167     Main_clk <=
168         clkin_50 when sim = TRUE else -- for simulations only
169         std_logic(bin_counter(23)); -- for real FPGA operation
170
171 -----
172
173 -- Switch Inputs for Target --
174 Y_TARGET <= sw(3 downto 0);
175 X_TARGET <= sw(7 downto 4);
176
177 -- Inputs from the push buttons
178 X_DRIVE <= pb(3); -- X-Motion enable
179 Y_DRIVE <= pb(2); -- Y-Motion enable
180 Extender_tog <= pb(1); -- Extender toggle
181 Grapple_tog <= pb(0); -- Grapple toggle
182
183 leds(3) <= G_led; -- led(3) for displaying whether grappler is activated or not
184
185 leds(0) <= ERR_SIG; -- led(0) for giving the error signal
186
187 -- leds, used to show how much the extender is extended
188 leds(7) <= Extender_leds(3);
189 leds(6) <= Extender_leds(2);
190 leds(5) <= Extender_leds(1);
191 leds(4) <= Extender_leds(0);
192
193
194 -- Depending on whether the push button is pressed or not, it determined the output to
195 display on the digits
196 with X_DRIVE select
197     X_OUT <= X_CURRENT when '0',
198     X_TARGET when '1';
199 with Y_DRIVE select
200     Y_OUT <= Y_CURRENT when '0',
201     Y_TARGET when '1';
202
203 INST1: U_D_Bin_Counter4bit port map (Main_CLK,rst_n,X_count,X_Up1_Down0,X_CURRENT); --
204 Up/Down Binary Counter for deciding whether to go up or down for X coordinates
205 INST2: Comp4 port map (X_CURRENT(3 downto 0), sw(7 downto 4), X_gt,X_eq,X_lt); --this
206 4bit comparator compares the current X coordinates with the targeted one
207
208 INST3: U_D_Bin_Counter4bit port map (Main_CLK,rst_n,Y_count,Y_Up1_Down0,Y_CURRENT); --
209 Up/Down Binary Counter for deciding whether to go up or down for Y coordinates
210 INST4: Comp4 port map (Y_CURRENT(3 downto 0),sw(3 downto 0),Y_gt,Y_eq,Y_lt); --this
211 4bit comparator compares the current Y coordinates with the targeted one
212
213 -- Mealy state machine for changing the X-coordinates and Y coordinates on the digits
214 using comparator and Up/Down Binary Counter
215 INST5: MEALY_SM port map (Main_CLK,X_DRIVE,Y_DRIVE,Extend_out,X_eq,X_gt,X_lt,Y_eq,Y_gt,
216 Y_lt,rst_n,X_count,Y_count,X_Up1_Down0,Y_Up1_Down0,ERR_SIG,EXT_EN);
217
218 INST6: MOORE_SM port map(Main_CLK,rst_n,EXT_EN,Extender_tog,Extender_leds,shift_enable,

```

```
shift_dirout,Extend_out,Grapple_en); -- Moore state machine for extender
212 INST7: Bidir_shift_reg port map(Main_CLK,rst_n,shift_enable,shift_dirout,Extender_leds);
    -- Bidirectional shift register used for the extender to shift the leds
213
214 INST8: MOORE_SM2 port map (Main_CLK, rst_n, Grapple_tog, Grapple_en, G_led); -- Moore
state machine for grapppler
215
216 INST9: Error_SM port map (Main_CLK, rst_n, "0000000", seg7_A, ERR_SIG, Digit1); --
Error State Machine for displaying error on the digits
217 INST10: Error_SM port map (Main_CLK, rst_n, "0000000", seg7_B, ERR_SIG, Digit2);
218
219 INST11: SevenSegment port map(X_OUT, seg7_A); -- 7 Segment Display
220 INST12: SevenSegment port map(Y_OUT, seg7_B);
221
222 INST13: segment7_mux port map(clkin_50, Digit1, Digit2, seg7_data, seg7_char1, seg7_char2
); -- For displaying the current or target coordinates on the digits 1 and 2
223
224 END SimpleCircuit;
225
```