```
library ieee;
use ieee.std_logic_1164.all;
 2
4
5
6
7
      entity concatenate_sum_mux is
      port(
         inp1     : in std_logic_vector (7 downto 0);
inp2     : in std_logic_vector (7 downto 0);
mux_select     : in std_logic;
                                                                      -- concatenate input
                                                                     -- sum input
-- pb(3) as selector
8
10
                        : out std_logic_vector (7 downto 0)
                                                                     -- 8 bit output
         output
11
      );
12
13
      end entity concatenate_sum_mux;
14
15
      architecture mux_logic of concatenate_sum_mux is
16
17
      begin
18
19
20
      -- for multiplexing the concatenate and sum of hex_A and hex_B
21
     with mux_select select
22
23
      output \leq inpl when '1', -- concatenate input should be outputted when pb(3) is 0 but we
      are inverting here
24
                  inp2 when 'O'; -- sum input should be outputted when pb(3) is 1 but we are
      inverting here
26
      end mux_logic;
```