```
2
3
4
5
6
7
8
9
            library ieee;
use ieee.std_logic_1164.all;
            entity Compx1 is
            port (
                                              : in std_logic; -- 1 bit input from A
: in std_logic; -- 1 bit input from B
: out std_logic; -- output for greater than (A>B)
: out std_logic; -- output for equal to (A=B)
: out std_logic -- output for less than (A<B)</pre>
                          В
                          GT
10
                          EQ
11
12
13
            );
14
            end entity Compx1;
15
16
17
            architecture comp_logic of Compx1 is
18
19
20
21
22
23
            begin
                  GT <= A AND NOT(B); -- logic for getting the value of GT(A>B) EQ <= A XNOR B; -- logic for getting the value of EQ(A=B) LT <= NOT(A) AND B; -- logic for getting the value of LT(A<B)
24
25
26
            end comp_logic;
```