Project: LogicalStep_Lab2

Date: June 13, 2019

```
78
  79
                clk_proc:process(CLK)
                                                     :unsigned(10 downto 0) := "00000000000";
  80
                variable COUNT
  81
                begin
  82
                     if
                           (rising_edge(CLK)) then
  83
                           COUNT := COUNT + 1;
  84
                     else
                          COUNT := COUNT;
  85
                     end if;
  86
                toggle <= COUNT(10);</pre>
  87
               end process clk_proc;
DIG1 <= NOT toggle;
DIG2 <= toggle;</pre>
  88
  89
  90
  91
                DOUT\_TEMP(0) \leftarrow (DIN2(0)) WHEN (toggle = '1')
  92
                                                                                                      ELSE (DIN1(0));
               DOUT_TEMP(1) <= (DIN2(1)) WHEN (toggle = '1')
DOUT_TEMP(2) <= (DIN2(2)) WHEN (toggle = '1')
DOUT_TEMP(3) <= (DIN2(3)) WHEN (toggle = '1')
DOUT_TEMP(4) <= (DIN2(4)) WHEN (toggle = '1')
DOUT_TEMP(5) <= (DIN2(5)) WHEN (toggle = '1')
DOUT_TEMP(6) <= (DIN2(6)) WHEN (toggle = '1')
DOUT_TEMP(7) <= (DIN2(7)) WHEN (toggle = '1')
  93
                                                                                                      ELSE (DIN1(1));
                                                                                                      ELSE (DIN1(2));
ELSE (DIN1(3));
  94
  95
  96
                                                                                                      ELSE
                                                                                                                (DIN1(4));
                                                                                                      ELSE
                                                                                                                (DIN1(5));
  97
  98
                                                                                                      ELSE
                                                                                                               (DIN1(6)):
           -- DOUT_TEMP(7) <= (DIN2(7)) WHEN (toggle = '1')
  99
                                                                                                      ELSE (DIN1(7));
100
               DOUT(0) <= '0' WHEN (DOUT_TEMP(0) = '0')
DOUT(1) <= '0' WHEN (DOUT_TEMP(1) = '0')
DOUT(2) <= '0' WHEN (DOUT_TEMP(2) = '0')
DOUT(3) <= '0' WHEN (DOUT_TEMP(3) = '0')
DOUT(4) <= '0' WHEN (DOUT_TEMP(4) = '0')
                                                                                                    1';
'Z';
'1':
101
                                                                                           ELSE
102
                                                                                           ELSE
                                                                                                             --open drain
103
                                                                                           ELSE
104
                                                                                           ELSE
105
                                                                                           ELSE
                                                                                                    'Ż';
                DOUT(5) \leftarrow 0' WHEN (DOUT\_TEMP(5) = 0')
106
                                                                                           ELSE
                                                                                                             --open drain
           DOUT(6) <= '0' WHEN (DOUT_TEMP(6) = '0')
-- DOUT(7) <= '0' WHEN (DOUT_TEMP(7) = '0')
107
                                                                                           ELSE
                                                                                                             --open drain
                                                                                           ELSE '1'
108
109
110
111
112
113
114
          end architecture syn;
115
```