```
library ieee;
 2
      use ieee std_logic_1164 all;
      entity Compx4 is
 5
      port (
 6
             inp A
                               : in std_logic_vector(3 downto 0); -- Takes the input currrent
      temperature (A)
 7
                               : in std_logic_vector(3 downto 0); -- Takes the input desired
             inp_B
      temperature (B)
 8
             AGTB
                               : out std_logic; -- output if A>B
                               : out std_logic; -- output if A=B
 9
             AEQB
10
                               : out std_logic -- output if A<B
             ALTB
11
      );
12
13
      end entity Compx4;
14
15
      architecture comp_main_logic of Compx4 is
16
17
      component Compx1 port (
                                          -- declaring the component of Compx1 to be used later in the
      code
18
                        : in std_logic;
19
                        : in std_logic;
             В
20
             GT
                        : out std_logic;
21
             EQ
                       : out std_logic;
22
23
             LT
                       : out std_logic
             );
24
      end component;
25
       -- output signals created to store the value from each 1-bit comparator
26
         signal A3GTB3 : std_logic;
27
                           : std_logic;
         signal A3EQB3
28
         signal A3LTB3
                          : std_logic;
29
30
                           std_logic;
std_logic;
         signal A2GTB2
31
         signal A2EQB2
32
                           : std_logic;
         signal A2LTB2
33
34
         signal AlGTB1
                           : std_logic;
35
                           : std_logic;
         signal A1EQB1
36
         signal A1LTB1
                           std_logic;
37
38
         signal AOGTBO
                           std_logic;
                           std_logic;
         signal A0EQB0
39
40
         signal AOLTBO
                           std_logic;
41
42
      begin
43
44
      -- Instantiating Compx\mathbf 1 for getting the values of greater than, equal to and less than for
      each respective comparable bit
45
         INST1: Compx1 port map(inp_A(\frac{3}{3}), inp_B(\frac{3}{3}), A3GTB3, A3EQB3, A3LTB3); -- for A3 and B3
46
         INST2: Compx1 port map(inp_A(2), inp_B(2), A2GTB2, A2EQB2, A2LTB2); -- for A2 and B2 INST3: Compx1 port map(inp_A(1), inp_B(1), A1GTB1, A1EQB1, A1LTB1); -- for A1 and B1 INST4: Compx1 port map(inp_A(0), inp_B(0), A0GTB0, A0EQB0, A0LTB0); -- for A0 and B0
47
48
49
50
      -- Logic for getting the values of output of the 4-bit comparator
         AGTB <= A3GTB3 OR (A2GTB2 AND A3EQB3) OR (A1GTB1 AND A2EQB2 AND A3EQB3) OR (A0GTB0 AND
51
      A1EQB1 AND A2EQB2 AND A3EQB3);
         AEQB <= A3EQB3 AND A2EQB2 AND A1EQB1 AND A0EQB0;
ALTB <= A3LTB3 OR (A2LTB2 AND A3EQB3) OR (A1LTB1 AND A2EQB2 AND A3EQB3) OR (A0LTB0 AND
52
53
     A1EQB1 AND A2EQB2 AND A3EQB3);
54
55
      end comp_main_logic;
```