```
1   library ieee;
2   use ieee.std_logic_1164.all;
3   use ieee.numeric_std.all;
4
5
6   entity LogicalStep_Lab3_top is port (
7      clkin_50    : in  std_logic;
8      pb          : in  std_logic_vector(3 downto 0);
9      sw          : in  std_logic_vector(7 downto 0); -- The switch inputs
10     leds        : out std_logic_vector(7 downto 0); -- for displaying the switch content
11     seg7_data   : out std_logic_vector(6 downto 0); -- 7-bit outputs to a 7-segment
12     seg7_char1  : out std_logic;                    -- seg7 digi selectors
13     seg7_char2  : out std_logic                     -- seg7 digi selectors
14
15  );
16  end LogicalStep_Lab3_top;
17
18  architecture Energy_Monitor of LogicalStep_Lab3_top is
19
20  -- Components Used are Compx1, Compx4, dwl, vacation_mode_mux, SevenSegment and
    segment7_mux which are defined below
21  ----------------------------------------------------------------------
22
23  component Compx4 port (
24        inp_A          : in std_logic_vector(3 downto 0); -- input current temp A sw(3..0)
25        inp_B          : in std_logic_vector(3 downto 0); -- input desired temp B sw(7..4)
26        AGTB           : out std_logic;
27        AEQB           : out std_logic;
28        ALTB           : out std_logic
29        );
30  end component;
31
32
33  component vacation_mode_mux port (
34        pb_button          : in std_logic;
35        desired_temp       : in std_logic_vector(3 downto 0);
36        fixed_setting      : out std_logic_vector(3 downto 0)
37        );
38  end component;
39
40
41  component dwl port (
42           AGTB            : in std_logic;
43           AEQB            : in std_logic;
44           ALTB            : in std_logic;
45           door            : in std_logic;
46           window          : in std_logic;
47           leds_out        : out std_logic_vector(5 downto 0)
48        );
49  end component;
50
51
52  component SevenSegment is port (
53     hex      :  in  std_logic_vector(3 downto 0);   -- The 4 bit data to be displayed
54     sevenseg :  out std_logic_vector(6 downto 0)    -- 7-bit outputs to a 7-segment
55  );
56  end component;
57
58
59  component segment7_mux is port (
60            clk         : in  std_logic := '0';
61            DIN2        : in  std_logic_vector(6 downto 0);
62            DIN1        : in  std_logic_vector(6 downto 0);
63            DOUT        : out std_logic_vector(6 downto 0);
64            DIG2        : out std_logic;
65            DIG1        : out std_logic
66          );
67  end component;
68
69  ----------------------------------------------------------------------
70
71
72  --
73
74     signal seg7_A        :  std_logic_vector(6 downto 0); --7 bit signal to be displayed on
    left 7 segment
```

```
75      signal seg7_B        :  std_logic_vector(6 downto 0); --7 bit signal to be displayed on
    right 7 segment
76      signal inp_A         : std_logic_vector(3 downto 0); -- signal for current temp A sw(3..0)
77      signal inp_B         : std_logic_vector(3 downto 0); -- signal for desired temp  sw(7..4)
78      signal AGTB          : std_logic; -- signals for storing the outputs from the 4-bit
    comparator (A>B)
79      signal AEQB          : std_logic; -- (A=B)
80      signal ALTB          : std_logic; -- (A<B)
81
82      signal TEST_PASS     : std_logic; -- signal for Test_pass
83      signal vac_mode      : std_logic; -- signal for Vacation Mode from pb(3)
84      signal mc_test       : std_logic; -- signal for MC_TESTMODE from pb(2)
85      signal window        : std_logic; -- signal for Window from pb(1)
86      signal door          : std_logic; -- signal for door from pb(0)
87      signal temp_signal   : std_logic_vector(3 downto 0); -- signal which will store the
    output from vacation_mode_mux of either desired temp or fixed setting
88
89  -- The circuit begins here
90
91  begin
92
93  Testbench1:
94  PROCESS (sw, AGTB, AEQB, ALTB, pb(2)) is
95
96  variable EQ_PASS, GE_PASS, LE_PASS  : std_logic := '0';
97
98  begin
99        IF ((sw(3 downto 0) = sw(7 downto 4)) AND (AEQB = '1')) THEN
100       EQ_PASS := '1';
101       GE_PASS := '0';
102       LE_PASS := '0';
103
104       ELSIF ((sw(3 downto 0) > sw(7 downto 4)) AND (AGTB = '1')) THEN
105       GE_PASS := '1';
106       EQ_PASS := '0';
107       LE_PASS := '0';
108
109       ELSIF ((sw(3 downto 0) < sw(7 downto 4)) AND (ALTB = '1')) THEN
110       LE_PASS := '1';
111       GE_PASS := '0';
112       EQ_PASS := '0';
113
114       ELSE
115       EQ_PASS := '0';
116       GE_PASS := '0';
117       LE_PASS := '0';
118
119       END IF;
120
121       TEST_PASS <= NOT(pb(2)) AND ( EQ_PASS OR GE_PASS OR LE_PASS);
122       leds(6) <= TEST_PASS;
123 end process;
124
125    inp_A <= sw(3 downto 0);     -- getting the inputs for current temp from the switches
126    inp_B <= sw(7 downto 4);     -- getting the inputs for desired temp from the switches
127
128 -- getting inputs from the pbs
129    vac_mode <= pb(3);
130    mc_test <= pb(2);
131    window <= pb(1);
132    door <= pb(0);
133
134    leds(7) <= NOT(pb(3)); -- when pb(3) is pressed which indicate vacation mode, then
    led(7) should light up
135
136  -- Instantiating for the components declared above
137    INST1: Compx4 port map(inp_A, temp_signal, AGTB, AEQB, ALTB);
138    INST2: vacation_mode_mux port map(pb(3), inp_B, temp_signal);
139    INST3: SevenSegment port map(temp_signal, seg7_A);
140    INST4: SevenSegment port map(inp_A, seg7_B);
141    INST5: segment7_mux port map(clkin_50, seg7_A, seg7_B, seg7_data, seg7_char1, seg7_char2);
142    INST6: dwl port map(AGTB, AEQB, ALTB, door, window, leds(5 downto 0));
143
144 end Energy_Monitor;
145
146
```