

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity Compx4 is
5  port (
6      inp_A          : in std_logic_vector(3 downto 0); -- Takes the input current
7      temperature (A) : in std_logic_vector(3 downto 0); -- Takes the input desired
8      inp_B          : in std_logic_vector(3 downto 0); -- Takes the input desired
9      temperature (B) : in std_logic_vector(3 downto 0); -- Takes the input desired
10     AGTB           : out std_logic; -- output if A>B
11     AEQB           : out std_logic; -- output if A=B
12     ALTB           : out std_logic; -- output if A<B
13 );
14
15 end entity Compx4;
16
17 architecture comp_main_logic of Compx4 is
18     component Compx1 port (          -- declaring the component of Compx1 to be used later in the
19         code
20         A      : in std_logic;
21         B      : in std_logic;
22         GT     : out std_logic;
23         EQ     : out std_logic;
24         LT     : out std_logic;
25     );
26 end component;
27
28 -- output signals created to store the value from each 1-bit comparator
29 signal A3GTB3 : std_logic;
30 signal A3EQB3 : std_logic;
31 signal A3LTB3 : std_logic;
32
33 signal A2GTB2 : std_logic;
34 signal A2EQB2 : std_logic;
35 signal A2LTB2 : std_logic;
36
37 signal A1GTB1 : std_logic;
38 signal A1EQB1 : std_logic;
39 signal A1LTB1 : std_logic;
40
41 signal A0GTB0 : std_logic;
42 signal A0EQB0 : std_logic;
43 signal A0LTB0 : std_logic;
44
45 begin
46
47 -- Instantiating Compx1 for getting the values of greater than, equal to and less than for
48 -- each respective comparable bit
49 INST1 : Compx1 port map(inp_A(3), inp_B(3), A3GTB3, A3EQB3, A3LTB3); -- for A3 and B3
50 INST2 : Compx1 port map(inp_A(2), inp_B(2), A2GTB2, A2EQB2, A2LTB2); -- for A2 and B2
51 INST3 : Compx1 port map(inp_A(1), inp_B(1), A1GTB1, A1EQB1, A1LTB1); -- for A1 and B1
52 INST4 : Compx1 port map(inp_A(0), inp_B(0), A0GTB0, A0EQB0, A0LTB0); -- for A0 and B0
53
54 -- Logic for getting the values of output of the 4-bit comparator
55 AGTB <= A3GTB3 OR (A2GTB2 AND A3EQB3) OR (A1GTB1 AND A2EQB2 AND A3EQB3) OR (A0GTB0 AND
56 A1EQB1 AND A2EQB2 AND A3EQB3);
57 AEQB <= A3EQB3 AND A2EQB2 AND A1EQB1 AND A0EQB0;
58 ALTB <= A3LTB3 OR (A2LTB2 AND A3EQB3) OR (A1LTB1 AND A2EQB2 AND A3EQB3) OR (A0LTB0 AND
59 A1EQB1 AND A2EQB2 AND A3EQB3);
60
61 end comp_main_logic;

```