```
1   library ieee;
2   use ieee.std_logic_1164.all;
3
4   entity Compx4 is
5   port (
6         inp_A          : in std_logic_vector(3 downto 0); -- Takes the input currrent
    temperature (A)
7         inp_B          : in std_logic_vector(3 downto 0); -- Takes the input desired
    temperature (B)
8         AGTB           : out std_logic; -- output if A>B
9         AEQB           : out std_logic; -- output if A=B
10        ALTB           : out std_logic  -- output if A<B
11  );
12
13  end entity Compx4;
14
15  architecture comp_main_logic of Compx4 is
16
17  component Compx1 port (        -- declaring the component of Compx1 to be used later in the
    code
18        A         : in std_logic;
19        B         : in std_logic;
20        GT        : out std_logic;
21        EQ        : out std_logic;
22        LT        : out std_logic
23        );
24  end component;
25   -- output signals created to store the value from each 1-bit comparator
26     signal A3GTB3  : std_logic;
27     signal A3EQB3  : std_logic;
28     signal A3LTB3  : std_logic;
29
30     signal A2GTB2  : std_logic;
31     signal A2EQB2  : std_logic;
32     signal A2LTB2  : std_logic;
33
34     signal A1GTB1  : std_logic;
35     signal A1EQB1  : std_logic;
36     signal A1LTB1  : std_logic;
37
38     signal A0GTB0  : std_logic;
39     signal A0EQB0  : std_logic;
40     signal A0LTB0  : std_logic;
41
42  begin
43
44  -- Instantiating Compx1 for getting the values of greater than, equal to and less than for
    each respective comparable bit
45     INST1 : Compx1 port map(inp_A(3), inp_B(3), A3GTB3, A3EQB3, A3LTB3); -- for A3 and B3
46     INST2 : Compx1 port map(inp_A(2), inp_B(2), A2GTB2, A2EQB2, A2LTB2); -- for A2 and B2
47     INST3 : Compx1 port map(inp_A(1), inp_B(1), A1GTB1, A1EQB1, A1LTB1); -- for A1 and B1
48     INST4 : Compx1 port map(inp_A(0), inp_B(0), A0GTB0, A0EQB0, A0LTB0); -- for A0 and B0
49
50  -- Logic for getting the values of output of the 4-bit comparator
51     AGTB <= A3GTB3 OR (A2GTB2 AND A3EQB3) OR (A1GTB1 AND A2EQB2 AND A3EQB3) OR (A0GTB0 AND
    A1EQB1 AND A2EQB2 AND A3EQB3);
52     AEQB <= A3EQB3 AND A2EQB2 AND A1EQB1 AND A0EQB0;
53     ALTB <= A3LTB3 OR (A2LTB2 AND A3EQB3) OR (A1LTB1 AND A2EQB2 AND A3EQB3) OR (A0LTB0 AND
    A1EQB1 AND A2EQB2 AND A3EQB3);
54
55  end comp_main_logic;
```