

13/01/2022

## Digital Electronics

### Term-Test 2

#### Solutions :

- 1) i) Practically, we don't get toggling in sequential circuits. Since clock pulse is more than the propagation delay, so within one clock pulse the output will keep on toggling again and again and it may become ~~inter~~ indeterminate. This is known as race-around condition.
- 2) Race around condition occurs because of the feedback connection.
- 3) Race around condition occurs only in level-triggered flip flop.
- 4) RAC is when  $J=1$  and  $K=1$  [flip flop in toggling mode]
- 5) We can overcome this problem by making the clock = 1 for very less duration.
- 6) The circuit used to overcome race around conditions is called master slave JK flip flop.
- 7) Race-around condition can be eliminated using master-slave flip-flop.
- 8) Master-slave flip-flop is the cascaded combination of two flip-flops among which the first is designated as master flip-flop while the next is called slave flip-flop.

→ 2) The excitation table for S-R flip flop to D flip-flop conversion is given by:

Input	Present	Next	Flip-flop Inputs			
	State	State	S		R	
	$Q_n$	$Q_{n+1}$	S	R	S	R
0	0	0	0	0	0	X
0	1	0	0	1	0	1
1	0	1	1	0	1	0
1	1	1	0	0	X	0

The excitation table is simplified using K-map.

K-map for S

$Q_n \backslash P$	0	1
0	0	1
1	0	X


$$S = 0$$

K-map for R

$Q_n \backslash D$	0	1
0	X	0
1	1	0

$$R = \bar{D}$$

The logic diagram of D flip-flop using S-R flip flop.





→ 3)  $f(A, B, C, D, E) = \sum m(2, 4, 5, 7, 10, 14, 15, 16, 17, 25, 26, 30, 31)$

Inputs	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>	D <sub>8</sub>	D <sub>9</sub>	D <sub>10</sub>	D <sub>11</sub>	D <sub>12</sub>	D <sub>13</sub>	D <sub>14</sub>	D <sub>15</sub>
$\bar{A}$	0	1	②	3	④	⑤	6	⑦	8	9	⑩	11	12	13	⑭	⑮
A	⑯	⑰	18	19	20	21	22	23	24	⑳	26	27	28	29	⑳	㉑
For MUX	A	A	$\bar{A}$	0	$\bar{A}$	$\bar{A}$	0	$\bar{A}$	0	A	$\bar{A}$	0	0	0	1	1

