

# Digital Electronics

## Experiment – 4

Name: Ayush Jain

SAP ID: 60004200132

Div: B1

Branch: Computer Engineering

DE Expt 04


Aim: To verify the truth table of half adder and full adder by using XOR and AND gate for half adder and XOR, AND and OR gate for full adder.


Theory:

Half Adder: Half adder is a combinational circuit that performs simple addition of two binary numbers. If we assume A and B as the two bits whose addition is to be performed, a truth table for half adder with A, B as inputs and Sum, Carry as outputs can be tabulated. The sum output of the binary addition is similar to that of an XOR operation while carry output is similar to that of an AND operation.


TRUTH TABLE			
INPUT		OUTPUT	
A	B	SUM	CARRY
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Half Adder logic diagram






Realization of half adder using NAND gates




Realization of half adder using NOR Gates

Verification of truth table for HALF ADDER



Tinkercad:




Half adder using NAND gate with inputs 1 and 0

Full adder: Full adder is a digital circuit used to calculate the sum of the binary bits which is the main difference between half and full adder. A, B, Cin are the three inputs bits and Cout is the output. Cin is carry from half adder and Cout is output carry. Sum is implemented using 2 X-OR gates ( $A \oplus B \oplus C_{in}$ ) and Cout is  $AB + AC_{in} + BC_{in}$

TRUTH TABLE				
INPUT			OUTPUT	
A	B	C <sub>in</sub>	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Full adder logic diagram





Full adder

K-MAP ( $C = C_{in}$ )

Sum


A \ BC				
	00	01	11	10
0	0	1	0	1
1	1	0	1	0

$$\begin{aligned}\therefore \text{Sum} &= \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC \\ &= (A \oplus B) \oplus C\end{aligned}$$


Carry

A \ BC				
	00	01	11	10
0	0	0	1	0
1	0	1	1	1

$$\therefore \text{Carry} = AB + BC + AC$$




Full Adder using NAND gates




Full Adder using NOR gates

# Verification of truth table for FULL ADDER



## Tinkercad:



Full adder using XOR, AND, OR gates with inputs 1,0,0