Digital Electronics

Experiment 6

Name: Ayush Jain

SAP ID: 60004200132

Div.: B1

Branch: Computer Engineering

Aim:

Verify the truth table of one bit and two-bit comparator using logic gates (NOT, AND and OR).


Theory:

A magnitude digital comparator is a combinational circuit that compares two digital or binary numbers in order to find out whether one binary number is equal, less than or greater than the other binary number. We logically design a circuit for which we will have two inputs one for A and other for B and have three output terminals, one for A > B condition, one for A = B condition and one for A < B condition.

1-Bit Magnitude Comparator

A comparator used to compare two bits is called a single bit comparator. It consists of two inputs each for two single bit numbers and three outputs to generate less than, equal to and greater than between two binary numbers.

Circuit Diagram:



Truth Table:

A	В	A <b< th=""><th>A=B</th><th>A>B</th></b<>	A=B	A>B
0	0	0	1	0
0	1	1	0	0
1	0	0	0	1
1	1	0	1	0

From the above truth table logical expressions for each output can be expressed as follows:


A > B : AB'

A < B : A'B


A = B : A'B' + AB

Troth Table A B A CB A B A ZB O O O O I O O I O O O I I O O O I I O O I O I									
0 0 0 0 1 0 0 0 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0									
0 1 1 0 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0									
K-MAP A < B A = B A > B A									
A < B A > B A									
A < B A > B A \ A \ B \ A \ A \ B \ A \ A \ B \ A \ A \ B \ A \ A \ B \									
AB O AB O AB O O O O O O O O O O									
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$									
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0									
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$									
= AB = AB = AB = ABB Realization									
Fealization - ABB									
Realization									
A B									
ACB LED									
A =B									
DO D A>B LED									


Tinkercad:



1-Bit Comparator using AND, NOT, XOR gates with inputs 1 and 0



1-Bit Comparator using AND, NOT, XOR gates with inputs 1 and 1




1-Bit Comparator using AND, NOT, XOR gates with inputs 0 and 1

2-Bit Magnitude Comparator

A comparator used to compare two binary numbers each of two bits is called a 2bit magnitude comparator. It consists of four inputs and three outputs to generate less than, equal to and greater than between two binary numbers.

Circuit Diagram:



Truth Table:

	INPUT		OUTPUT			
A1	A0	B1	BO	A <b< th=""><th>A=B</th><th>A>B</th></b<>	A=B	A>B
0	0	0	0	0	1	0
0	0	0	1	1	0	0
0	0	1	0	1	0	0
0	0	1	1	1	0	0
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	1	0	0
0	1	1	1	1	0	0
1	0	0	0	0	0	1
1	0	0	1	0	0	1
1	0	1	0	0	1	0
1	0	1	1	1	0	0
1	1	0	0	0	0	1
1	1	0	1	0	Ö	1
1	1	1	0	0	0	1
1	1	1	1	0	1	0

From the above truth table logical expressions for each output can be expressed as follows:

$$A > B : A_1B_1' + A_0B_1'B_0' + A_1A_0B_0'$$

$$\mathsf{A} = \mathsf{B} : \mathsf{A}_1{}'\mathsf{A}_0{}'\mathsf{B}_1{}'\mathsf{B}_0{}' + \mathsf{A}_1{}'\mathsf{A}_0\mathsf{B}_1{}'\mathsf{B}_0 + \mathsf{A}_1\mathsf{A}_0\mathsf{B}_1\mathsf{B}_0 + \mathsf{A}_1\mathsf{A}_0{}'\mathsf{B}_1\mathsf{B}_0{}'$$

:
$$A_1'B_1'(A_0'B_0' + A_0B_0) + A_1B_1(A_0B_0 + A_0'B_0')$$

:
$$(A_0B_0 + A_0'B_0') (A_1B_1 + A_1'B_1')$$

:
$$(A_0 Ex-Nor B_0) (A_1 Ex-Nor B_1)$$

$$A < B : A_1'B_1 + A_0'B_1B_0 + A_1'A0'B0$$

2	Bit	magnitude	Comportor
T	ruth	Table	

									-		45-115	
Aı	Ao	Bı	Во	ALB	A=B	A > B						
0	0	0	0	0	1	0	10	- m	AP			
0	0	0	1	1	0	0		AL	В			
0	0	1	0	1	0	0						
0	0	1	1	1	0	0	8 180	00	01	11	10	1
0	1	0	0	0	0	1	00	0	0	0	0	
0	1	0	1	0	l	0	01	11	0	0	0	
0	1	1	0	1	0	0	10	11		0	a	
0	1	1	1	1	0	0	10	Lo	1	0	0	
1	0	0	0	0	0	1	= B. i	A1 +	ĀOĀ	180	- A01	8,80
1	0	0	1	0	0	1		A = E	3			
1	0	1	0	0	1	0						
1	0	1	1	1	0	0	BIBATO	00	01	11	10	
1	1	0	0	0	0	1	00	1	0	0	0	
1	1	0		0	0	1	01	0	١	0	0	
1	1	1	0	0	0	1	11	0	0	1	0	
1	1	1		0	1	0	10	0	0	0	1	


K-MAP

= AIAOBIBO + AIAOBOBI


+ AI BI BO AO + BO AO AIBI

(A=B) = AI AO BIBO + AI AO BIBO + AI AO BIBO + AI AO BO B = AIB, (AOBO + AOBO) + AIB, (AOBO + AOBO) = (A,B, + A,B) (AOBO + AOBO) = (AI (BBI). (ADBO) A>B A1 40 B,80 00 01 11 10 00 = BIAI + AIAOBO + BIBO AO 0 01 11 0 10 M 0 0


Tinkercad:



2-Bit Comparator using AND, OR, NOT, XOR gates with inputs 1, 1 and 1, 1



2-Bit Comparator using AND, OR, NOT, XOR gates with inputs 1, 0 and 1, 1



2-Bit Comparator using AND, OR, NOT, XOR gates with inputs 1, 0 and 0, 0