
Nome: Ayush Jain SAP JD 60004200132 Div B 2 POA - Assignment 1 Computer Engineering () Examples on signed and unsigned multiplications Algorithms Signed Algorithm [Booth's Algorithm] Flowchort: Stort A =00, Q = 8-1 = 0 count = n 11 20 00 Anith metic right shift Count = Count - 1 eg: -1 x-3 m= - 7 03 = -3 9 = 1011 w = 1111 03 = 1100 m' = 1000 0" = 1101 m" = 1001 FOR EDUCATIONAL USE Sundaram lage 1

Scanned with CamScanner

	A	8	9-1	Action
	0000	1101	0	Initialize, n=4
		4		
	0111	1101	0	M-A=A
	0011	1110	1	ARS , n= 3
	1100	1110		A= A+M
	1110	0111	0	ARS , n=2
	0101	0111	0	A=A-M
	0010	ton		ARS IN=1
			The second second	
	0001	0101		ARS , n=0
			Daniel A	
	.: (0001	0101) = (21)1	0	
	: -1×	-3 = 21		
Sundaram			FOR EDUCATIONAL USE	Page 2




	a) Sylvenous DRAM (SDRAM)
	3+ Synchronizes we memory speed with CPU clock speed
	so that the memory controllers knows the exact clock
	cycle when the requested data will be ready. It prefor
	b) Double Date Pate SDRAM (DDR SDRAM)
	or both edges of the clock signal. Since , they transfer
	date on both edges of the dat, the date transfer rate is doubled. To access the date on high rate, the
	Thent is accessing schemetally.
	c) Solid - State prive (SED RAM ON RD RAM)
	It uses DAM or seam chips, both of which are volatile.
	when the power is twored aff.
-	
2	

Sundaran)

FOR EDUCATIONAL USE

Page 4



a) cornar (electrically translate Programmable Rom)

It is a special type of Prom that can be exceed by
exposing it to an electrical change. Live others types of
rrom, corpor retains its contents even when the power
to turned off: However coppose is not as tost at RAM.

s) Flower Flowsh POM

It is a modern type of CEPPOM. Blowsh memory can be crossed and remarkten fasters tran archinary EEPPOM.

Blown can keep its data input with no powers at all.

Flowsh memory is one kind of non-volatile memory. It is slower tran pand drives. It is mostly used in small electronics because it is small and has no memory posts.

Q. 4) Explain Paging and Segmentation.

Paging '
It is a memory management schema that eliminates wase
the need for contiguous allocation of physical memory. The
schema permits the physical address apace of a procus to
be non contiguous.

· logical address: Address generated by CPU

· Physical address: Address actually available on memory unit.

The mapping from visitual to physical address is done by
the MMU which is a handware device and this mapping
be known as paging technique.

The physical address epoce is conceptually divided into a

FOR EDUCATIONAL USE

(Sundaram)

a number of fixed-sized blacks, called frames. The logical address space is also split into fixed size blocks called pages. Page size = frame size. logical address 0 CPO frome no. Page no 00 Page in 10 cache? TLB hit 11 4 9 No 2 TLB miss 3 10 5 + Page table Segmentation: · A process is divided into segments. The chunks that a program is divided into which are not necessarily all of the same sizes one called segments. · A tables store the information about all such segments and is called segment table. FOR EDUCATIONAL USE (Sundaram) Page 7

