
Digital Electronics


Experiment – 4

Name: Ayush Jain


SAP ID: 60004200132

Div: B1 **Branch:** Computer Engineering







Realization of half adder using NAND gates



Realization of half adder using NOR Gates



Tinkercad:




Half adder using NAND gate with inputs 1 and 0


Full adder: Full adder is a digital circuit used to calculate the Sum of the binary bits which is the main difference between half and full adder: A, B, cin are the three inputs bits and (out is the output: Cin is correy from half adder and (out is output corry. Sum is implemented using 2 x-or gates (IADBX) (Pn) and (out is AB + A (in + B (in

TRUTH TABLE				
TUPUT			7 09700	
A	В	Cin	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1


Full adder logic diagram




Full adder					
K-MAP (C=Cin)					
Sum					
1 80 01 11 10					
0000					
10000					
: Sum = ABC + ABC + ABC					
= (A (B B) (H) C					
Carry					
A 80001 11 10					
00000					
1000					
: Carry = AB+BC+AC					




Full Adder using NAND gates



Full Adder using NOR gates



Tinkercad:



Full adder using XOR, AND, OR gates with inputs 1,0,0