Name: - Pranjali. S USN: - ICRIPISIO?

Section: - B

Subject : - MCES

# Assignment 1

Due Dote: - 17/5/21

1) Differentiate between RISC and CISC processors?

 $\Rightarrow$ 

RISC

O Emphasizeson compilere


- 2) Simple but powerful instructions
- 3 Executes instructions in single cycle.
- (4) Instructions are of fixed
- (5) Have a large set of general purpose sugisters
- 6) Any register can contain data ex address.
- Deparate load and store Prestructions transfer data between memory and originates.

(8) Compiler Greater Complecode scity Generation CISC


1) Emphasizes on placesson complexity

@Instructions are complete

- 3 Exceptes instructions in multiple cycles.
- (9) Instructions are of variable length.
- 6) Have a limited set of general purpose registers.
- 6 Dedicated registers have special purpose.
- (7) MOV instructions can be used to transfer between sugister & memory



- 2) Eaplain the major design scales to implement Rise philos-
- > The four design owler one: -
- O Instructions: Risc has a suduced number of instruction classes. These classes provide simple operations single cycle. Each instruction & g fixed length to allow the pipeline to fetch instructions before decoding the curent instruction.
- 2) Pipeline: The processing of instructions is broken down into smaller units that can be executed in parallel by pipelines.
- 3 Registers: RISC machines have a large number of general purpose registers which can contain either data or address.
- (4) Load-Store Architecture: The processor operates on data held in registers. Separate load and store instructions transfer data between register bank and exclured memory.
- 3) Exchlain the ARM core dataflow model with a next diagram?



- An ARM core has junctional units which are connected by using data buses where aways represent flow of data and the lines represent the buses & the boxes represent the operation unit or storage area.
- · The instruction decoder translates instructions before they are executed.
- . The ARM processor, like all RISC processors uses a load- Store architecture.

- · Load Pretruction copies data from manage to registers & store instruction copies data from
- · There are no data manipula processing instructions that can divertly manipulate data held in memory.
- · ARM instructions typically have 2 source registers
  rn 8 rm 8 a single destination sugister od
  Source operands are read from register file
  using internal buses A & B respectively.
  - The ALU OI MAC take the register values on Evan from A & B buses & computes the result.
  - · Data proussing instructions write the result in rd directly to the eighter file.
  - · load & store instructions use the ALU to generate an address to be held in the address register & broadcast on the address bus.
  - · One feature of ARM is that register on attendively can be preprocessed in the bowel shiften before it enters the ALU.
  - · After passing through the junctional units, the lesult in rd is written back to the register file using the lesult bus.
  - · After boad & store instructions, the incrementer updates address register before the code treats suads or writes the next register value from or to the next sequential memory location.

· I Explain the programmer's model of ARM procursor with complete register sets available? User & System 70 6 83 Ty 22 76 ast interrupt 67 request 88 8-lig 89 49-lie x10 E10=10 511-118 TI Supervisor Undefined About Y12 812\_19 113-abt 13-SVC r13\_undel 613 SP 413-149V 813\_119V ry-under 814-129 r14-SVC V14-abt 814 LR 14- liar TISPC CPSY spsr-lig spsr-ing spsr-suc spsr-undy spsr-abt · ARM processor has intotal 37 registers in the register file. · Out of these 37:-1 20 registers are hidden from program at different times and

are called as banked registers.

. They are available only when processor is in a particular mode.

· Banked régisters of a particular mode are underlined. denoted by an underline character postfixed to the mode mnemonic .

- Every procuse made except the user mode can change made by writing directly to themade bit of change made by writing directly to themade bit of
- · All preveliged modes except the system mode have an as a set of associated banked registers that are subset of the main 16 registers.
- · It the processor mode is changed, a banked sugister from the new made well replace an excisting sugister.
- The processor made can be changed by a program that evolves directly to the class when processor core is in previllage mode.
- · The following exception & interrupts causes a mode change: reset, interrupt request, just interrupt request, software interrupt, data about, prefetch about & undefined instructions.
- · Exceptions and Protecupts suspend the normal execution of sequential instructions & Jump to a specific location.
- B sequential instructions & Jump to a specific location.


  When the core changes from uses mode to intempt request mode which happens when an Porteupt request occurs due to an external device raising an intermpt to the processor care, then the user registers 113 & 114 are to be banked.

  The user registers are replaced with 113-irg & 114-irg.
- · 114-ira is link register & 113-ira is stackpointer
- . The saved program status register (spsr) which stones the previous mode's oper.

user mode

10	
51	
82	
63	
ed	
75	
76	
4.4	
18	
40	
410	
11	9 nterupt
115	request mode
F13 SP	<>> \(\gamma_3_1\gamma_9\)
814 lx	<>> \( \sigma \)
TIS PC	
1	+
1	
CPSY	
-	1
	Spsr_1rg/

5) With a help of a bit layout diagram, emplain the current status program sugistes of ARM?



The oper a devided into 4 fields - each 8 bit the wide:-

. In curent designs, the extension and status fields are reserved for future use.

· The control field contains the processor mode, state &

Intercept masking bits.

· The plag field contains the conditional plags.

Mode	Bit Order [4:0]
Abort	10111
Interrept Reguest	10000
Fast Interrept Request	100001
Supervisor	10011
System	11111
Undefined	11011
User	10000

- · When coper bit 5; T=1 then the processor is in thumb state when T=0, the processor is in ARM state.
- The cost has 2 Interribt marking bits 7 & 6 (I & F) which control marking interribt requests.
- · conditional flags are updated by comparisons & the substitute of ALU operations that specify the sinst ruction suffix.

Hag	Flag Name	When is it set
N	Negative	BH 31 2 1
Z	Zedo	Result is all zeroes
C	cauy	Result causes an unsigned carry
V	Overflow	Result causes a signed overflow

6) What is a pikeline in ARM? 911 ustrate with an example? Show the pikeline stages of ARM?, ARM9 & ARMIO?

If in the mechanism to speed up execution of instructions by fetching the next instruction while other instructions are being decoded of executed.

· stages of ARM7 processor: -

### 1 Fetch 1 Decade 0 DExecuto

· Fetch loads an instruction from membey.

· Decode Polentifies the instruction to be executed

· Execute processes the Prestructions and writes the result back to a register.

· Each instruction takes a single cycle to complete often the pipeline is filled.


4) In 1st cycle core petches ADD instruction

from memory.

Ly 9n 2nd cycle core decodes ADD instruction Expetches SUB Prestruction from memory.

1) In 3rd cycle care executes ADD Instruction , decodes SUB instruction & fetches CMP instruction from memory.

Ly ADD is creented SUB is decoded & CMP is fetched. This is called filling the pipeline.



· Stages of ARM9 processor: -

# O Itch O Docade O SO Executio SO Homoso

· Stages of ARM 10 processor: -


### O Fetch O Describe O Decade O DE EXECUTED D MOMENTO DIVISTE D

2) Compare and Contrast microprocessor and microcontroller?

- => Microprocessous
- · Heart of computer systems
- · Hemply and Ilo compoeschemally.
- · Circuit becomes large
- · Cannot be used in compact systems.
- · Cost & entire system incleases
- · Power consumption is high.
- · Does not have power saving features.


#### Microcontrollers

- · Heart & menbedded systems
- · Attend memory nents have to be connected along with internal memory and I lo components
  - · Cucuit is small.
  - · Can be used in compact systems.
  - . Cost of entire system is low.
  - . Power consumption is low.
  - . Has power saving modes.



Microcontrollers

- · Each instruction rade external operation: it is slow
- . Most of the operations are internal . It is fast.
- memory based.
- · Have less no. of sugestess. Hore more no. of registers ... Host of operations are : Programs are easier to write.



ARM processor based embedded ssystem hardwave can be deposated into the following four main hardware components: -

- 1) ARM Processor: It controls the embedded device.

  Different versions of the processor are available to suite the desired operating characteristics.
- (2) Controllers: They cooldinate important blocks of the system. Two commonly found controllers are memory and interrupt controller.
- 3) Perupherals: The perupherals provide all the input output capability external to the chip and desponsible for the uniqueness of the embe-
- (4) Bus: To communicate different parts of the device.
- 9) Explain the different processor modes provided by ARM7?
- => · Each processor mode is either privileged or nonpuvileged.
- · A privileged mode provides read-voite access to cost . A non-privileged mode only allows read access to control field of copsy but allows read-write access to conditional flags.

  - · Those are 7 processor modes:
    - · 6 are privileged
    - · I is non privileged

Privileged Modes

Non-Publicaed Modes

1) About

1) User Mode

2) Interrept Request

3) Fast Interrupt Request

4) Supervisor

5) System 6) Undefined

o 1) The processor enters about mode when there is a failure to attempt to access the memory.

2) Fast Interrept & Interrept Request modes correspond to the 2 interrept levels available on ARM processor.

3) Supervisor mode is the mode that the processor is in after 965et & is generally the mode that OS kernel operates in.

4) System made is a special version of user made that allows full read-write access to copsi.

5) Undefined made is the mode when the processor encounters an undefined instruction of the instruction not supported by the implementation.

et user mode is used for programs and applications.

Mode	Abbrevation	Ps f flaged	Mode br
About  Sntempt Request  Jast Intempt Request  System  Supervisor  Undefined  User	abt iray liay sys suc und und	yes yes yes yes	10010

## 10) Discuss the ARM design philosophy?

- ARM processes has been specially designed to be small to reduce power consumption and extend battery operation essentially for applications such as mobile phones & personal digital assistants.
- · High code density is suguised since embedded systems have limited memory due to cost & systems have limited memory due to cost & physical size restrictions. High code density is used for applications that have limited on-board memory, such as mobile phones.
- 1. Embedded systems are kind sensitive & use low cost memory devices.

- · Another requirement is to orduce the area of die taken up by the processor. For a single chip solution, smaller the area, more available space for specialised peripherals
- · ARM has incorporated hardware debug technology within the processor so that software engineers can view what is hoppening while the processor executes code.

11) Explain ARM bus technology?

Embedded systems use different bus technologies than those designed for X86 PC'S- The most common PC bus technology the Peripheral Component Griter-Connect (PCI) bus connects devices such as video couds & harddisk controllers to X86 processarbus. This type of technology is external or off-chip: & is built into the motherboard of the PC. In contrast embedded devices use an on-chip bus that is internal to the chip & allows different peripheral devices to be Preconnected with ARM core. I there are 2 different classes of devices attached to the bus.

The ARM processor care is the bus master a logical device capable of Proffiating a data transfer with another device across the same bus. Realpherals tend to be bus slaves - logical devices only capable of responding to a transfer suggest from the bus master. Bus has a material levels.

architectural levels.

First is the physical level that convers the electrical characteristics & bus width becond level deals with protocol - set of logical rules that govern the communication between the processor and a peripheral.

ARM is primarily a design company of seldom improves the electrical characteristics of the bus but it routinely specifies the bus protocol.

12) Describe the conditional execution. Write the different code suffices?

Sonditional execution controls whother or not the care will execute an instruction. Most instructions have a condition attribute that determines if the care will execute it based on the setting of the conditional flags. Prior to execution the processor compares the condition attribute with 13' conditional flags in cpsr. If they match then the attribute is postfixed instruction is executed else it is ignored. The condition attribute a postfixed to the instruction mnemonic which is encoded into the instruction.

Mnemonic	Nome	spot national
€0	Equal	Z
NE	Not Equal	2
CSHS	cary set / unsighed higher at same	_
celo	carry dear / unsigned lower	C
MI	minus or negative	N
PL	plus or the or zero	n
VS	overflow	V
NC	no overflow	V
HI	unsigned higher	zc
LS	unligned lower or same	Z 0~ C
GE LT	signed greater of equal	NVOLAV
GT	signed less than	NV OL NV
12	signed greater than	NZV OL NZV
LE	signed less than or equal	ZaNvanv
AL	always (unconditional)	ignoud

13) Briefly describe the concept of exceptions, intempt a vertor table?

=> When an exception as interrupt occurs, the processor test the program counter to a speci-

The address & within a specified address stange is called vector table

that branch to specific nouthness designed to handle particular exception or interrupt.

The memory map address 0x00000000 % sesserved for the vector table, a set of 32 bit words.

on some processors the vector table can optionally be located at higher address in memory starting at 0x166,0000.

When an exception or intermpt occurs, the processor suspends normal execution & starts loading instructions from the exception vector table.

Each vector table entery contains a form of branch instructions pointing to start of a specific stoutine.

executed by processor when power is applied.

This branches to Postialization code.

- · Undefined instruction vector is used when the processor connot decode the instruction.
- "Software interrept vector is called when swith instruction is used as mechanism to invoke on os routine.
- · Prefetch About vector occurs when the processor attempts to fetch on instruction from an address without correct acides permission
- · Dota About Vectors are saised when an instruction attempts to access data memory without access permissions.
- · Interrupt request vector is used by external hardware to interrupt the normal execution flow.
- · Fast Interret request vector is used tog for

Exceptions / 9 ntempts	Shorthand	Address	righ Address
Reset	RESET	0 ×00000000	0×1116000
Undefined Instruction	UNDEF	0 × 0000000 4	0x66660004
Software Intempt	SWI	0 X00000008	0x68860008
Prejotch Abert	PABT	0 X 0 0 0 0 0 0 0 C	0x6661000C
Data About	DABT	0 %00000010	0 x6666 00 10
Reserved	_	0 X 0 0 0 0 0 0 1 4	0×6666 0014
Interrept Request	IRA	0 x 0 0 0 0 0 0 0 1 8	0 x f f f 0018
Fast Interrept Request	FID	0x0000001C	0x16660010