



# Unit - 3

## \* Arithmetic Circuits :

### 1) Half adder.

A logic ckt for addition of two one bit number is refer to as Half adder.



Truth table :

Inputs		outputs	
A	B	Sum	carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$\text{Sum} = \sum m(1, 2)$$


<del>A</del> B	0	1
0	0	1 <sub>2</sub>
1	1	3

$$\begin{aligned} \text{Sum} &= \bar{A}B + A\bar{B} \\ &= A \oplus B \end{aligned}$$

$$C_{\text{arry}} = \sum m(s)$$

A \ B	0	1
0	0	2
1	1	3

$$C_{\text{arry}} = AB$$




### \* full Adder.

#### • definition:

A logic ckt for the addition of two inputs ( $A_n$  &  $B_n$ ) and carry bit ( $C_{n-1}$ ) is referred to as full adder.

#### • Truth table.



Inputs

outputs.

	$A_n$	$B_n$	$C_{n-1}$	Sum	carry
0	0	0	0	0	0
1	0	0	1	1	0
2	0	1	0	1	0



3	0	1	1	0	1
4	1	0	0	1	0
5	1	0	1	0	1
6	0	1	0	0	1
7	1	1	1	1	1

Sum =  $\sum m(1, 2, 4, 7)$

$C_{n-1}$	$A_n B_n$	00	01	11	10
0			(1)		(1)
1		(1)		(1)	

$$\text{Sum} = \bar{A}_n \bar{B}_n C_{n-1} + \bar{A}_n B_n \bar{C}_{n-1} + A_n B_n C_{n-1} + A_n \bar{B}_n \bar{C}_{n-1}$$

$$= \bar{A}_n (\bar{B}_n C_{n-1} + B_n \bar{C}_{n-1}) + A_n (\bar{B}_n C_{n-1} + B_n \bar{C}_{n-1})$$

$$= \bar{A}_n (B_n \oplus C_{n-1}) + A_n (B_n \odot C_{n-1}) \quad \left( \begin{array}{l} A \oplus B = AB + \bar{A}\bar{B} \\ A \odot B = AB + \bar{A}\bar{B} \end{array} \right)$$

But

$$A \odot B = \overline{A+B}$$

$$= \bar{A}_n (B_n \oplus C_{n-1}) + A_n (\overline{B_n \oplus C_{n-1}})$$


Assume  $D = B_n \oplus C_{n-1}$

$$= \bar{A}_n D + A_n \bar{D}$$

$$= A_n \oplus D$$

put the value of b.


$$\text{Sum} = A_n \oplus B_n \oplus C_{n-1}$$




Carry =  $\leq m$  (3, 5, 6, 7)

$A_n B_n C_{n-1}$	00	01	11	10
0			1	
1		1	1	1

$$\text{Carry} = A_n B_n + B_n C_{n-1} + A_n C_{n-1}$$



Imp Que: Design full adder ckt using two half adder and one or gate.



# Half adder.

## Truth table

$A_n$	$B_n$	Sum	Carry.
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Sum =  $\sum m(1, 2)$

$A_n \backslash B_n$	0	1
0	0	1
1	1	0

$$\text{Sum} = \overline{A_n} B_n + A_n \overline{B_n}$$

$$\text{Sum} = A_n \oplus B_n$$



Carry =  $\sum m(3)$

$A_n \backslash B_n$	0	1
0	0	0
1	0	1


$$\text{Carry} = A_n B_n$$



- ckt for half adder.




- full adder ckt. (design ckt)



Truth table for full

## \* Half Subtractor.

A logic ckt for the subtraction of B (subtrahends) from A (minuend) where A & B are one bit numbers is referred to as half subtractor.



### • Truth table.

	Inputs		Outputs	
	A	B	Diff. /	Borrow.
0	0	0	0	0
1	0	1	1	1
2	1	0	1	0
3	1	1	0	0

$$\text{Diff} = \sum m(1, 2)$$

k-map


$$\text{Diff} = \overline{A}B + A\overline{B}$$

$$\text{Diff} = A \oplus B$$

$$\text{Borrow} = \sum m(1)$$


k-map.

$$\therefore \text{Borrow} = \overline{A}B$$



## \* Full Subtractor

A logic ckt which will perform multibit subtraction where in Borrow from previous been position may also be there



## • Truth Table

Inputs				Outputs	
	An	Bn	Cn-1	Diff	Borrow
0	0	0	0	0	0
1	0	0	1	1	1
2	0	1	0	1	1
3	0	1	1	0	1
4	1	0	0	1	0
5	1	0	1	0	0
6	1	1	0	0	0
7	1	1	1	1	1

$$\text{Diff} = \sum m(1, 2, 4, 7)$$

$A_n B_n$	00	01	11	10
$C_{n-1}$				
0	0	1	0	1
1	1		1	

$$\text{Diff} = \bar{A}_n \bar{B}_n C_{n-1} + \bar{A}_n B_n \bar{C}_{n-1} + A_n B_n C_{n-1} + A_n \bar{B}_n \bar{C}_{n-1}$$




logic CKT.



# \* Code Converter :

ex: Convert 3-digit binary to gray code



## Truth Table

Inputs				Outputs		
	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	G <sub>2</sub>	G <sub>1</sub>	G <sub>0</sub>
0	0	0	0	0	0	0
1	0	0	1	0	0	1
2	0	1	0	0	1	1
3	0	1	1	0	1	0
4	1	0	0	1	1	0
5	1	0	1	1	1	1
6	1	1	0	1	0	1
7	1	1	1	1	0	0

→

$$G_2 = \sum m(4, 5, 6, 7)$$

B <sub>2</sub> B <sub>1</sub>	00	01	11	10
B <sub>0</sub>				
0	1	2	1 6	1 4
1	1	3	1 7	1 5

$G_2 = B_2$



$$G_1 = \sum m(2, 3, 4, 5)$$

$B_2 \backslash B_1$	00	01	11	10
0	0	1 <sub>2</sub>	0	1 <sub>4</sub>
1	1	1 <sub>3</sub>	1	1 <sub>5</sub>

$$G_1 = \overline{B_2}B_1 + B_2B_1$$

$$G_1 = B_2 \oplus B_1$$

→


$$G_0 = \sum m(1, 2, 5, 6)$$

$B_2 \backslash B_1$	00	01	11	10
0	0	1 <sub>2</sub>	1 <sub>6</sub>	0
1	1 <sub>1</sub>	0	1	1 <sub>5</sub>

$$G_0 = B_1\overline{B_0} + B_0\overline{B_1}$$

$$G_0 = B_1 \oplus B_0$$

• logical ckt.



ckt diagram for 3-bit to binary converter.



Q. Convert 3 bit gray to binary code

Sol<sup>n</sup>  $\Rightarrow$



• Truth table

	Inputs			Outputs		
	$G_2$	$G_1$	$G_0$	$B_2$	$B_1$	$B_0$
0	0	0	0	0	0	0
1	0	0	1	0	0	1
3	0	1	1	0	1	0
2	0	1	0	0	1	1
6	1	1	0	1	0	0
7	1	1	1	1	0	1
5	1	0	1	1	1	0
4	1	0	0	1	1	1

$$B_2 = \sum m(4, 5, 6, 7)$$

$G_2 \backslash G_1$	00	01	11	10
0	0	2	1 6	4
1	1	3	1 7	5

$B_2 = G_2$

$$B_1 = \sum m(2, 3, 5, 4)$$

$G_2 \backslash G_1$	00	01	11	10
0	0	1	0	1
1	1	1	0	1

$$B_1 = \overline{G_2} G_1 + G_2 \overline{G_1} = G_2 \oplus G_1$$


$$B_0 = \sum m(1, 3, 5, 7) = \sum m(1, 2, 4, 7)$$

$G_2 \backslash G_1$	00	01	11	10
0	0	1	0	1
1	1	0	1	0

$$B_0 = \overline{G_2} \overline{G_1} G_0 + \overline{G_2} G_1 \overline{G_0} + G_2 \overline{G_1} G_0 + G_2 G_1 \overline{G_0}$$

$$B_0 = G_2 \oplus G_1 \oplus G_0$$


\* logic ckt diagram.



3 bit gray to binary code converter




Ans  
 Que: Design BCD to excess-3 converter.



Truth table :

	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	E <sub>3</sub>	E <sub>2</sub>	E <sub>1</sub>	E <sub>0</sub>
0	0	0	0	0	0	0	1	1
1	0	0	0	1	0	1	0	0
2	0	0	1	0	0	1	0	1
3	0	0	1	1	0	1	1	0
4	0	1	0	0	0	1	1	1
5	0	1	0	1	1	0	0	0
6	0	1	1	0	1	0	0	1
7	0	1	1	1	1	0	1	0
8	1	0	0	0	1	0	1	1
9	1	0	0	1	1	1	0	0

$$E_3 = \sum m(5, 6, 7, 8, 9) + d(10, 11, 12, 13, 14, 15)$$





$$E_3 = B_3 \bar{B}_2 + B_2 B_0 + B_2 B_1 \quad \text{--- (1)}$$

$$E_2 = \sum m(1, 2, 3, 4, 9) + d(10, 11, 12, 13, 14, 15)$$

$B_3 B_2$ $B_1 B_0$	00	01	11	10
00	0	1	X	0
01	1	0	X	1
11	1	0	X	X
10	1	0	X	X

$$E_2 = \bar{B}_2 B_0 + \bar{B}_2 B_1 + B_2 \bar{B}_1 \bar{B}_0 \quad \text{--- (2)}$$

$$E_1 = \sum m(0, 3, 4, 7, 8) + d(10, 11, 12, 13, 14, 15)$$

$B_3 B_2$ $B_1 B_0$	00	01	11	10
00	1	1	X	1
01	0	0	X	0
11	1	1	X	X
10	0	0	X	X

$$E_1 = \bar{B}_1 \bar{B}_0 + B_1 B_0$$

$$E_1 = B_1 \oplus B_0$$


$$E_0 = \sum m(0, 2, 4, 6, 8) + d(10, 11, 12, 13, 14, 15)$$

$B_3 B_2$ $B_1 B_0$	00	01	11	10
00	1	1	X	1
01	0	0	X	0
11	0	0	X	X
10	1	1	X	X

$$E_0 = \bar{B}_0$$

\* Ckt For BCD to excess-3 converter

$B_3$   $B_2$   $B_2$   $B_1$   $B_1$   $B_0$   $\bar{B}_0$



$E_0$

$E_1$

$E_2$


$E_3$

## \* Multiplexer (mux) (Data Selector)

- Many i/p's & single output.
- select input lines available
- Active low enable pin is available for cascading purpose.
- It is also called as data selector.
- standard size available are  $2:1$ ,  $4:1$ ,  $8:1$  &  $16:1$

### → Advantages

- 1) Simplification of logic expression is not required.
- 2) It minimises the IC package out
- 3) Logic design is simplified.






Ques: Implement the expression using a multiplexer

$$F(A, B, C, D) = \sum m(0, 2, 3, 6, 8, 9, 12, 14)$$

Sol<sup>n</sup> → The problem will solve using 16:1 MUX, the inputs available in 16:1 MUX are 16

The select lines available for  $(2^n)$  16:1 are 4 (n)


logic 1 logic 0



Que: Design  $32:1$  MUX using  $16:1$  MUX

Soln: Number of  $16:1$  MUX required are 2

The select lines required for  $32:1$  MUX 5  
 For  $16:1$  MUX select lines required as 4





Ques<sup>n</sup> Design 64:1 MUX using 8:1 MUX  
Sol<sup>n</sup>  $\Rightarrow$


For 64:1 MUX the number of select inputs are 6

$\therefore$  6 select lines are required  
For 8:1 MUX number of select line required are 3

Number of IC 8:1 required in first stage of design are  $\frac{64:1}{8:1} = 8$






The the number of 8:1 required in second stage of design is  $\frac{8:1}{8:1} = 1$

The variables used to connect select Select lines are A, B, C, D, E, F where A is MSB and F is LSB





Ques: Design 32:1 MUX using 8:1 MUX only




W2018 - 05  
W2017 - 0.5(b)  
S2019 - 06.  
S2018 - 06.  
S2017 -

## \* Rules for implementation Table

1. If two min terms in a column are not circled apply zero to the corresponding multiplexer input.
2. If two min terms are encircled apply 1 to the corresponding multiplexer input.
3. If the bottom min term is encircled and top is not encircled apply A to corresponding input.
4. If the top min term is encircled and bottom is not encircled apply  $\bar{A}$  to corresponding the multiplexer input.

$f = \sum m(1, 3, 5, 6)$

	$I_0$	$I_1$	$I_2$	$I_3$
$\bar{A}$	0	①	2	③
A	④	⑤	⑥	7
	0	1	A	$\bar{A}$



ABC.

	$I_0$	$I_1$	$I_2$	$I_3$
$\bar{A}$	ABC 000	ABC 001	ABC 010	ABC 011
A	ABC 100	ABC 101	ABC 110	ABC 111

	$I_0$	$I_1$	$I_2$	$I_3$
$\bar{A}$	0	1	2	3
A	4	5	6	7

	$I_0$	$I_1$	$I_2$	$I_3$
$\bar{C}$	000	010	100	110
C	001	011	101	111

	$I_0$	$I_1$	$I_2$	$I_3$
$\bar{C}$	0	2	4	6
C	1	3	5	7

	$I_0$	$I_1$	$I_2$	$I_3$
$\bar{B}$	000	001	100	101
B	010	011	110	111

	$I_0$	$I_1$	$I_2$	$I_3$
$\bar{B}$	0	1	4	5
B	2	3	6	7



Ques: Implement the following function using 4:1 MUX


$$F(A, B, C) = \sum m(0, 2, 3, 5)$$

Assume the used with the A, B & C

So/3

	$I_0$	$I_1$	$I_2$	$I_3$
$\bar{A}$	0	1	2	3
A	4	5	6	7
	A	A	A	A

we are taking variable A' to input side



Ques I


Ques: Implement a given function using

8:1 MUX  $f(W, X, Y, Z) = \prod M(0, 4, 7, 12, 15)$

$\Rightarrow F(W, X, Y, Z) = \prod M(0, 4, 7, 12, 15)$

$f(W, X, Y, Z) = \sum m(1, 2, 3, 5, 6, 8, 9, 10, 11, 13, 14)$

	$I_0$	$I_1$	$I_2$	$I_3$	$I_4$	$I_5$	$I_6$	$I_7$
$\overline{W}$	0	①	②	③	4	⑤	⑥	7
$W$	⑧	⑨	⑩	⑪	12	⑬	⑭	15
$W$	1	1	1	0	1	1	0	




Ques: Implement the following function using 8:1 MUX select A, B, C as select lines

→

$$f(A, B, C, D) = \sum m(0, 2, 3, 5, 7, 9, 11, 14, 15)$$

	I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>	I <sub>4</sub>	I <sub>5</sub>	I <sub>6</sub>	I <sub>7</sub>
$\overline{D}$	0	2	4	6	8	10	12	14
D	1	3	5	7	9	11	13	15
	$\overline{D}$	1	D	D	D	D	0	1





## ~~8~~ Encoder

encoder has  $2^n$  (or less than  $2^n$ ) input lines and 'n' outputs line

The output lines generated the binary code corresponding to input value.

It is a device whose inputs are decimal digits and /or alphabetic characters and whose outputs are the coded representation of those inputs.


Encoding is a process of converting familiar numbers or symbols into a coded format.

Example is octal to binary encoder, decimal to BCD encoder.

- The encoder is implemented with OR gates whose inputs are determined directly from truth table.
- In encoder only one input can be active at any given time.
- Ambiguity  $\rightarrow$  when all o/p - '0' is generated when all i/p's are zero.

NO-Kmap required.

ques \* Design octal to binary encoder



Truth Table

Inputs								Outputs		
$I_0$	$I_1$	$I_2$	$I_3$	$I_4$	$I_5$	$I_6$	$I_7$	$O_2$	$O_1$	$O_0$
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1


$$O_0 = I_1 + I_3 + I_5 + I_7$$

$$O_1 = I_2 + I_3 + I_6 + I_7$$

$$O_2 = I_4 + I_5 + I_6 + I_7$$



Design of octal to binary encoder




logic diagram for binary octal to binary encoder.





# Ques: Design Decimal to BCD encoder



Truth Table


Inputs											Outputs			
	I <sub>0</sub>	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>	I <sub>4</sub>	I <sub>5</sub>	I <sub>6</sub>	I <sub>7</sub>	I <sub>8</sub>	I <sub>9</sub>	O <sub>3</sub>	O <sub>2</sub>	O <sub>1</sub>	O <sub>0</sub>
0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	1	0	0	0	0	0	0	0	0	0	0	0	1
2	0	0	1	0	0	0	0	0	0	0	0	0	1	0
3	0	0	0	1	0	0	0	0	0	0	0	0	1	0
4	0	0	0	0	1	0	0	0	0	0	1	0	0	0
5	0	0	0	0	0	1	0	0	0	0	1	0	0	0
6	0	0	0	0	0	0	1	0	0	0	0	1	1	0
7	0	0	0	0	0	0	0	1	0	0	0	1	1	0
8	0	0	0	0	0	0	0	0	1	0	1	0	0	0
9	0	0	0	0	0	0	0	0	0	1	1	0	0	0

$$O_3 = I_8 + I_9$$

$$O_2 = I_4 + I_5 + I_6 + I_7$$

$$O_1 = I_2 + I_3 + I_6 + I_7$$


$$O_0 = I_1 + I_3 + I_5 + I_7 + I_9$$



Ques: Design three bit priority encoder

→ Let three bits of priority encoder are  $I_2$   $I_1$   $I_0$

Let outputs are denoted by  $X$  &  $Y$



• priority Table

Inputs			priority	
	X	Y		
$I_0$	0	1	lowest	
$I_1$	1	0		Highest
$I_2$	1	1		
All i/op are zero	0	0		

• Truth Table

	$I_2$	$I_1$	$I_0$	X	Y
0	0	0	0	0	0
1	0	0	1	0	1
2	0	1	0	1	0
3	0	1	1	1	0
4	1	0	0	1	1
5	1	0	1	1	1
6	1	1	0	1	1
7	1	1	1	1	1



$$\therefore X = \sum m(2, 3, 4, 5, 6, 7)$$


$I_2 I_1$	00	01	11	10
$I_0$				
0	0	1 <sub>2</sub>	1 <sub>6</sub>	1 <sub>4</sub>
1	1	1 <sub>3</sub>	1 <sub>7</sub>	1 <sub>5</sub>

$$X = I_1 + I_2$$

$$\therefore Y = \sum m(1, 4, 5, 6, 7)$$

$I_2 I_1$	00	01	11	10
$I_0$				
0	0	2	1 <sub>6</sub>	1 <sub>4</sub>
1	1 <sub>1</sub>	3	1 <sub>7</sub>	1 <sub>5</sub>


$$X = I_2 + \bar{I}_1 I_0$$



logic circuit for priority three bit encoder

Ques: Design 4 input priority encoder

→ Assume 4 inputs of priority encoder are denoted by  $I_3, I_2, I_1, I_0$  and three outputs are denoted by  $X, Y, V$  (valid output indicator).



• Priority Table:

$I_3$	$I_2$	$I_1$	$I_0$	$X$	$Y$	$V$	
0	0	0	0	0	0	0	lowest
0	0	0	1	0	1	1	
0	0	1	0	1	0	1	
0	0	1	1	1	1	1	
0	1	0	0	1	0	1	
0	1	0	1	1	1	1	
0	1	1	0	1	1	1	
0	1	1	1	1	1	1	
1	0	0	0	1	0	0	Highest
1	0	0	1	1	0	0	
1	0	1	0	1	0	0	
1	0	1	1	1	0	0	
1	1	0	0	1	0	0	
1	1	0	1	1	0	0	
1	1	1	0	1	0	0	
1	1	1	1	1	0	0	

• Truth Table:

	Inputs				Outputs		
	$I_3$	$I_2$	$I_1$	$I_0$	$X$	$Y$	$V$
0)	0	0	0	0	0	0	0
1)	0	0	0	1	0	1	1
2)	0	0	1	0	1	0	1
3)	0	0	1	1	1	1	1
4)	0	1	0	0	1	0	1
5)	0	1	0	1	1	1	1
6)	0	1	1	0	1	1	1
7)	0	1	1	1	1	1	1
8)	1	0	0	0	1	0	0
9)	1	0	0	1	1	0	0
10)	1	0	1	0	1	0	0
11)	1	0	1	1	1	0	0
12)	1	1	0	0	1	0	0
13)	1	1	0	1	1	0	0
14)	1	1	1	0	1	0	0
15)	1	1	1	1	1	0	0



7)	0	1	1	1	1	0	1
8)	0	0	0	0	1	1	1
9)	1	0	0	1	1	1	1
10)	1	1	1	0	1	1	1
11)	1	1	1	1	1	1	1
12)	1	0	0	0	1	1	1
13)	1	0	0	1	1	1	1
14)	1	1	1	0	1	1	1
15)	1	1	1	1	1	1	1

$$X = \sum m(4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15) + d(0)$$

$$Y = \sum m(2, 3, 8, 9, 10, 11, 12, 13, 14, 15) + d(0)$$

$$V = \sum m(1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 12, 13, 14, 15)$$

$I_3 I_2$	$I_1 I_0$	00	01	11	10
00	X	1	1	1	1
01		1	1	1	1
11		1	1	1	1
10		1	1	1	1

$$X = I_2 + I_3$$




$I_3 I_2$ $I_1 I_0$	00	01	11	10
00	X 0		1 12	1 8
01		1 1	1 13	1 9
11	1 3		1 15	1 11
10	1 2		1 14	1 10

$$Y = I_3 + \bar{I}_2 I_1$$


$I_3 I_2$ $I_1 I_0$	00	01	11	10
00		1 4	1 12	1 8
01	1 1	1 5	1 13	1 9
11	1 3	1 7	1 15	1 11
10	1 2	1 6	1 14	1 10

$$V = I_3 + I_2 + \bar{I}_2 I_1 + \bar{I}_2 I_0$$

$$V = I_3 + I_2 + I_1 + I_0$$



Ques: 1:64 Demultiplexer using 1:8 DEMUX






## \* Decoder :

It is a combinational ckt that converts binary information from  $N$  input line two maximum  $2^n$  <sup>unique</sup> many output lines. For each of these input combination only one of the  $n$  output line will be active (1) all other outputs will remain inactive (logic 0).

AND gate or NAND gates are used to implement decoder.

Example of Decoder 3 line to 8 line decoder, 4 line to 16 line decoder, BCD to seven segment decoder.





Q10. Implement the following using 3:8 decoder circuit.


6 marks

$$f_1(A, B, C) = \sum m(0, 1, 2, 4)$$

$$f_2(A, B, C) = \sum m(4, 5, 6, 7)$$

→ Truth table :

Inputs			Outputs:							
A	B	C	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1



Ques: Design 3 line to 8 line decoder  
 ⇒ Truth Table

Input			Outputs							
A	B	C	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

