


Unit-4

* Sequential ckt.

→ Types of Flip-Flops (FF)

- 1) SR FF (Set Reset Flip-flops)
- 2) JK FF
- 3) D FF (Delayed Flip-flops)
- 4) T FF (Toggle Flip-flops)


* Latch



NAND Gate truth table

Inputs		output
A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

* Logic diagram of SR FF




S	R	Q_n	Q_{n+1}	
0	0	0	0	} Q_n
0	0	1	1	
0	1	0	0	} 0
0	1	1	0	
1	0	0	1	} 1
1	0	1	1	
1	1	0	—	} Forbidden State.
1	1	1	—	


* Truth Table of SR FF

Inputs		Outputs
S	R	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	?

* Symbol for SR FF




* Logic diagram of JK ff.




• Truth table of JK ff.

Inputs		outputs
J	K	Q_{n+1}
0	0	Q_n
0	1	0
1	0	1
1	1	\bar{Q}_n

* Symbol for JK FF



* D-FF




logic diag. of D. ff

Truth Table :

Input	output
D	Q_{n+1}
0	0
1	1

* T ff.



circuit diagram for T-ff

Truth Table for T-ff

T	Q_{n+1}
0	Q_n
1	$\overline{Q_n}$

* Excitation Table % Of Flip-flops

In excitation table we know present output state and next output state from that we have to find possible combination of input required.

Present State	Next State	SR ff		JK ff		T ff	D ff
		S	R	J	K	T	D
0	0	0	X	0	X	0	0
0	1	1	0	1	X	1	1
1	0	0	1	X	1	1	0
1	1	X	0	X	0	0	1

* Conversion of Flip flop.

Ques: convert D type flip flop into T flip flop.

Solⁿ ⇒

Q _n	Q _{n+1}	SR ff		JK ff		T ff	D ff
		S	R	J	K	T	D
0	0	0	X	0	X	0	0
0	1	1	0	1	X	1	1
1	0	0	1	X	1	1	0
1	1	X	0	X	0	0	1

Excitation Table for the conversion


	present state a_n	next state a_{n+1} (T)	(D)
0	0	0	0
1	0	1	1
3	1	1	0
2	1	0	1

$$D = \sum m(1, 2)$$

$a_n \backslash T$	0	1
0	0	1
1	1	0

$$D = \overline{a_n} T + a_n \overline{T}$$

$$D = a_n \oplus T$$



Ckt dia of T-FF using D-FF.

Ques: Convert JK flip flop to D flip flop.

→ Excitation Table for conversion

Present state	Next state	Inputs	
Qh	D	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

$$J = \sum m(1) + d(2,3)$$


Qh \ D	0	1
0	0	X ₂
1	1 ₁	X ₃

$$J = D$$

$$K = \sum m(2) + d(0,1)$$

Qh \ D	0	1
0	X ₀	1 ₂
1	X ₁	3

$$K = D$$



Ckt diag of D ff using JK ff.

Ques: convert JK flip flop to T flip flop

→ Excitation Table for conversion

	present state	Next state	Inputs	
	Qn	T	J	K
0	0	0	0	0
1	0	1	0	X
3	1	1	X	X
2	1	0	X	0
			X	1

$$J = \sum m(1) + d(2,3)$$




$$J = T$$

$$K = \sum m(3) + d(0,1)$$

$\nearrow Q_n$

0	0	0
0	1	0
1	0	1
1	1	1

$$K = T$$



ckt diagram for JK ff to T Flip Flop.

Ques Convert SR ff to JK ff

→ Excitation Table for conversion

	Present state		Next state		Inputs	
	Qn		J	K	S	R
0, 1	0		0	X	0	X
2, 3	0		1	X	1	0
4, 6	1		X	0	0	1
5, 7	1		X	0	X	0

	Present state		Next state		Inputs	
	Qn		J	K	S	R
0	0		0	0	0	X
1	0		0	1	0	X
2	0		1	0	1	0
3	0		1	1	1	0
5	1		0	1	0	1
7	1		1	1	0	1
4	1		0	0	X	0
6	1		1	0	X	0

$$S = \sum m(2, 3) + d(4, 6)$$


$$R = \sum m(5, 7) + d(0, 1)$$

$\overline{Q_n} J$ K	00	01	11	10
0	0	1	X	X
1	1	1	7	5

$$S = \overline{Q_n} J$$

$\overline{Q_n} J$ K	00	01	11	10
0	X	0	2	4
1	X	0	1	1

$$R = Q_n K$$



ckt diagram for JK flip flop
using SR flip flop.

Ques 1 Convert Tff to Dff
 Ques 2 Convert Dff to SRff.


→ Excitation Table for conversion:

	present state	Next state		Input
	Q_n	S	R	D
0, 1	0	0	X	0
2, 3	0	1	0	1
5, 6	1	0	1	0
4, 7	1	X	0	1

$$D = \sum m(2, 4, 6) + d(3, 7)$$

$R \backslash S$	00	01	11	10
0	0	1	1	1
1	0	X	X	0

$$D = S + Q_n \bar{R}$$



→ Excitation Table for conversion

	present state	Next state	Inputs
	a_n	D	T
0	0	0	0
1	0	1	1
2	1	0	1
3	1	1	0

~~$T = \sum m(1, 2)$~~ $T = \sum m(1, 2)$

$a_n \backslash D$	0	1
0	0	1
1	1	0

$$T = \overline{a_n} D + a_n \overline{D}$$

$$T = a_n \oplus D$$




figure ckt diagram of Dff using Tff

Ques: Convert JK-FF to SR-FF.

→ Excitation Table for conversion

	present state Qn	Next state		Inputs	
		S	R	J	K
0, 1	0	0	X	0	X
2, 3	1	X	0	1	X
4, 5	0	X	1	X	1
6, 7	1	X	1	X	0

$$J = \sum m(2) + d(3, 4, 5, 6, 7)$$


Qn \ S	00	01	11	10
0	0	1	X	X
1	1	X	X	X

$$J = S$$

$$K = \sum m(5) + d(0, 1, 2, 3, 7)$$

Qn \ S	00	01	11	10
0	X	X		
1	X	X	X	1


$$K = R$$



ckt diagram for SR-flf using J-flf

* Counters


→ Types




Defination: A circuit use for counting pulses is known as counter

Modulo (Mod) indicates number of states in the counter, example 3 bit counter is also called as mod 8 counter

* Synchronous :



* Asynchronous



W-19
S-19

Differentiate Between synchronous and Asynchronous counter

Synchronous

Asynchronous

i] Design of synchronous counter is 'hard' as compare to Asynchronous counter

Design of Asynchronous counter is easy as compare to Synchronous counter

ii] Speed of operation is fast as compared to Asynchronous

Speed of operation is low as compared to synchronous counter

iii] All the flip-flops are clocked simultaneously

Output of one flip-flop is given as clock to the next flip-flop

iv] Counter can be designed for straight binary sequence or random sequence

Counter can be designed for only straight binary sequence (Ascending or descending)

v]


* Synchronous counter Designing steps:

- 1] Decide how many number of flip-flop required.
- 2] Draw the state diagram for the counter flow.
- 3] Draw the excitation table for the counter designing.
- 4] Find the Equation from the excitation table and solve using K-map.
- 5] Design the circuit using above generated equation.

Ques:- Design 3 bit Synchronous Counter using JK flip-flop

⇒ 3 no. of JK-ff required for design.

State diagram



Excitation

	Present State			Next State			Inputs					
	Q_2	Q_1	Q_0	Q_2	Q_1	Q_0	J_0	K_0	J_1	K_1	J_2	K_2
0	0	0	0	0	0	1	1	X	0	X	0	X
1	0	0	1	0	1	0	X	1	1	X	0	X
2	0	1	0	0	1	1	1	X	X	0	0	X
3	0	1	1	1	0	0	X	1	X	1	1	X
4	1	0	0	1	0	1	1	X	0	X	X	0
5	1	0	1	1	1	0	X	1	1	X	X	0
6	1	1	0	1	1	1	1	X	X	0	X	0
7	1	1	1	0	0	0	X	1	X	1	X	1

$$J_0 = \sum m(0, 2, 4, 6) + d(1, 3, 5, 7)$$

$$K_0 = \sum m(1, 3, 5, 7) + d(0, 2, 4, 6)$$

$$J_1 = \sum m(1, 5) + d(2, 3, 6, 7)$$

$$K_1 = \sum m(3, 7) + d(0, 1, 4, 5)$$

$$J_2 = \sum m(3) + d(4, 5, 6, 7)$$

$$K_2 = \sum m(7) + d(0, 1, 2, 3)$$

$\overline{A}B$	00	01	11	10
0	1 ₀	1 ₂	1 ₆	1 ₄
1	X ₁	X ₃	X ₇	X ₅

$J_0 = 1$

$\overline{A}B$	00	01	11	10
0	X ₀	X ₂	X ₆	X ₄
1	1 ₁	1 ₃	1 ₇	1 ₅

$K_0 = 1$

$\overline{A}B$	00	01	11	10
0		X ₂	X ₆	
1	1 ₁	X ₃	X ₇	1 ₅

$J_1 = 0$

$\overline{A}B$	00	01	11	10
0	X ₀			X ₄
1	X ₁	1 ₃	1 ₇	X ₅


$K_1 = 0$

$Q_2 Q_1$	00	01	11	10
Q_0			X	X
0		2		4
1		1	X	X
		3	7	5

$$J_2 = Q_1 \oplus Q_0$$

$Q_2 Q_1$	00	01	11	10
Q_0				
0	X	X		4
1	X	X	1	5
		3	7	


$$K_2 = Q_1 Q_0$$



3-bit synchronous counter
using JK-ff

Ques: Design a synchronous counter for the following sequence


4 marks
w-18



avoid lock out condition. use JK-ff for design

To design the above counter we required 3 JK-ff

state diagram



→ Excitation Table :

	Present state			Next state			Inputs :		
	Q ₂	Q ₁	Q ₀	Q ₂	Q ₁	Q ₀	J ₀ K ₀	J ₁ K ₁	J ₂ K ₂
4	1	0	0	1	1	0	0X	1X	X0
6	1	1	0	1	1	1	1X	X0	X0
7	1	1	1	0	1	1	X0	X0	X1
3	0	1	1	0	0	1	X0	X1	0X
1	0	0	1	1	0	0	X0	0X	1X
0	0	0	0	1	0	0	0X	0X	1X
2	0	1	0	1	0	0	0X	X1	1X
5	0	1	0	1	0	0	X1	0X	X0

$$J_0 = \sum m(6) + d(1, 3, 5, 7)$$

$$K_0 = \sum m(1, 5) + d(0, 2, 4, 6)$$

$$J_1 = \sum m(4) + d(3, 6, 7, 2)$$

$$K_1 = \sum m(2, 3) + d(4, 1, 0, 5)$$

$$J_2 = \sum m(0, 1, 2) + d(4, 6, 7, 5)$$

$$K_2 = \sum m(7) + d(0, 1, 2, 3)$$

$\begin{matrix} Q_2 & Q_1 \\ Q_2 & Q_1 \end{matrix}$	00	01	11	10
0	0		1	
1	X	X	X	X

$$J_0 = Q_2 Q_1$$

$\begin{matrix} Q_2 & Q_1 \\ Q_2 & Q_1 \end{matrix}$	00	01	11	10
0	X	X	X	X
1	1			1

$$K_0 = \overline{Q_1}$$

$\begin{matrix} Q_2 & Q_1 \\ Q_2 & Q_1 \end{matrix}$	00	01	11	10
0	0	X	X	1
1	1	X	X	

$$J_1 = Q_2 \overline{Q_0}$$

$\overline{Q_2}Q_1$

$Q_2 \backslash Q_1$	00	01	11	10
0	X ₀	1 ₂		X ₄
1	X ₁	1 ₃		X ₅

$K_1 = \overline{Q_2}$

Q_2Q_1


$Q_2 \backslash Q_1$	00	01	11	10
0	1 ₀	1 ₂	X ₆	X ₄
1	1 ₁	3 ₃	X ₇	X ₅

$J_2 = \overline{Q_0} + Q_1$

Q_2Q_1

$Q_2 \backslash Q_1$	00	01	11	10
0	X ₀	X ₂		
1	X ₁	X ₃	1 ₇	

$K_2 = Q_1 Q_0$




Design of lock out condition using JK-ff

Ques: Design mode-5 Synchronous counter using T-fl.


→ 3 T-fl required for the counter design

State diagram:



Excitation Table:

	Present state			Next state			Inputs		
	Q_2	Q_1	Q_0	Q_2	Q_1	Q_0	T_0	T_1	T_2
0	0	0	0	0	0	1	1	0	0
1	0	0	1	0	1	0	1	1	0
2	0	1	0	0	1	1	1	0	0
3	0	1	1	1	0	0	1	1	1
4	1	0	0	0	0	0	0	0	1




$$T_0 = \overline{Q_2}$$

$Q_2 Q_1$	00	01	11	10
0	0	0	2	6
1	1	3	7	5


$$T_1 = \overline{Q_2} Q_0$$

$Q_2 Q_1$	00	01	11	10
0	0	2	6	① 4
1	1	① 3	7	5

$$T_2 = \overline{Q_2} Q_1 Q_0 + Q_2 \overline{Q_1} \overline{Q_0}$$



Preset




Clear


* Asynchronous Counter design.

1) Use T-ff, provide logic 1 as i/p to each ff

2) for up counting use -ve edge triggered clock




3) For down counting use +ve edge triggered clock




Ques: Design: 2 bit Asynchronous up counter


→ we required 2 T-fl for this design.
for up counting we have to use negative edge triggered clock.



Wave Forms.




state diagram




Ques: Design two bit Asynchronous down counter


→ For the design we required 2 T-ff
for down counting we are using positive edge
preset trigger clock



* Wave form



* State diagram:



7.4.1 The Race-Around Condition

The difficulty of both inputs 1 ($S = R = 1$) being not allowed in an S - R FLIP-FLOP is eliminated in a J - K FLIP-FLOP by using the feedback connection from outputs to the inputs of the gates G_3 and G_4 (Fig. 7.9). Table 7.3 assumes that the inputs do not change during the clock pulse ($CK = 1$), which is not true because of the feedback connections. Consider, for example, that the inputs are $J = K = 1$ and $Q = 0$, and a pulse as shown in Fig. 7.11 is applied at the clock input. After a time interval Δt equal to the propagation delay through two NAND




Fig. 7.11
A clock pulse.

gates in series, the output will change to $Q = 1$ (see fourth row of Table 7.3b). Now we have $J = K = 1$ and $Q = 1$ and after another time interval of Δt the output will change back to $Q = 0$. Hence, we conclude that for the duration t_p of the clock pulse, the output will oscillate back and forth between 0 and 1. At the end of the clock pulse, the value of Q is uncertain. This situation is referred to as the *race-around condition*.

The race-around condition can be avoided if $t_p < \Delta t < T$. However, it may be difficult to satisfy this inequality because of very small propagation delays in ICs. A more practical method for overcoming this difficulty is the use of the master-slave (M - S) configuration discussed below.

7.4.2 The Master-Slave J - K FLIP-FLOP

A master-slave J - K FLIP-FLOP is a cascade of two S - R FLIP-FLOPs, with feedback from the outputs of the second to the inputs of the first as illustrated in Fig. 7.12. Positive clock pulses are applied to the first FLIP-FLOP and the clock pulses are inverted before these are applied to the second FLIP-FLOP.

When $CK = 1$, the first FLIP-FLOP is enabled and the outputs Q_M and \bar{Q}_M respond to the inputs J and K according to Table 7.3. At this time, the second FLIP-FLOP is inhibited




Fig. 7.12
A