

DESIGN A OP-AMP IN 180NM CMOS TECHNOLOGY

- Introduction :- operational amplifier is an versatile and essential component in analog electronics. It is an integrated circuit that can amplify weak electric signals or dc – coupled high gain electronic voltage amplifier with differential inputs (inverting and non-inverting) and single ended outputs. It's input impedance is very high and output impedance is low.
- Op-amps are used in various configuration such as integrator, differentiator, and summing amplifier.

Given Specification :

| | |
|--------------------------|-----------------|
| ❖ Gain | 40 V/V |
| ❖ Gain-Bandwidth (UGB) | 2 GHz |
| ❖ Band-Width (BW) | 50 MHz |
| ❖ Load Capacitance (CL) | 100 fF |
| ❖ Phase Margin | $\geq 90^\circ$ |
| ❖ Vout (dc) | 1 V |

Design process :-

Step 1 :

- Assume ,
- Length (L) = 360nm , $G_m/I_d = 15$,
- $BW = 1/[2 \cdot \pi \cdot C_L \cdot R_{out}]$
- $R_{out} = 1/[2 \cdot 3.14 \cdot 100 \cdot 10^{-15} \cdot 50 \cdot 10^6]$
- $R_{out} = 31.85 \text{ Kohm}$,

Step 2 :

- $\text{Gain} = G_m \cdot R_{out}$

- $G_m = \text{Gain}/R_{out}$,
- $G_m = 40/31.85 \times 10^3$
- $G_m = 1.256 \text{ mS}$,
- $G_m/I_d = 15$
- $I_d = 1.256 \times 10^{-3}/15$
- $I_d = 83.7 \text{ }\mu\text{A}$,
- Graph between V_{gs} and G_m/I_d from ADT (Analog Designer Toolbox)
- $V_{gs} = 585.5 \text{ mV}$
- Graph between I_d/W and G_m/I_d from ADT

- $I_d/W = 5.275$
- $W(1,2) = 15.87 \text{ um}$,

Step 3 :

- Graph Between I_d/G_{ds1} and G_m/I_d from ADT
- $I_d/G_{ds1} = 5.072$
- $G_{ds1} = 16.5 \mu$
- $r_{o1} = 1/G_{ds1}$
- $r_{o1} = 60.6 \text{ Kohm}$
- $R_{out} = r_{o1} || r_{o3}$

- $r_{o3} = R_{out}/[1-R_{out}/r_{o1}]$
- $r_{o3} = 67.13 \text{ Kohm}$,
- $G_{ds3} = 1/r_{o3}$
- $G_{ds3} = 14.89 \mu$
- Ratio , $I_d/G_{ds3} = 5.62$
- Graph Between G_{m3}/I_d and I_d/G_{ds3} from ADT
- $G_{m3}/I_d = 12.52$
- Graph Between G_{m3}/I_d and I_d/W from ADT
- $I_d/W = 2.398$

- $W(3,4) = 34.9 \text{ } \mu\text{m}$,


Step 4 :

- $I_{ss} = 2 * I_d$
- $I_{ss} = 167.4 \text{ } \mu\text{A}$
- Assume , $G_m/I_{ss} = 15$
- Graph Between G_m/I_{ss} and $V_{gs}(5)$ from ADT
- $V_{gs}(5) = 585.5\text{mV}$
- Graph Between G_m/I_{ss} and I_{ss}/W from ADT
- $I_{ss}/W = 5.275$
- $W(5) = 31.73 \text{ } \mu\text{m}$


Step 5 :

- Current mirror in transistor M6 ,
- $I = I_{ss}/10$
- $I = 16.3 \text{ } \mu\text{A}$
- $W(6) = W(5)/10$
- $W(6) = 3.18 \text{ } \mu\text{m}$

➤ Schematic of single stage operational Amplifier.



➤ Ac Analysis of single stage operational Amplifier



➤ Transient Analysis of Single Stage Op-Amp




TABLE 1: TRANSISTOR SIZES

| Device | Length(L) | Width(W) | W/L |
|--------|-----------|----------|------|
| ■ NM1 | 360nm | 17um | 47.2 |
| ■ NM2 | 360nm | 17um | 47.2 |
| ■ NM5 | 360nm | 31.7um | 88.0 |
| ■ NM6 | 360nm | 3.18um | 8.8 |
| ■ PM1 | 360nm | 34.9um | 96.9 |
| ■ PM2 | 360nm | 34.9um | 96.9 |

TABLE 2: RESULTS

| Specs | Given | Achieved |
|----------------------------|---------------|---------------|
| ■ Dc gain | 40 V/V | 40.45 V/V |
| ■ Band-width (BW) | 50 MHz | 66.4 MHz |
| ■ Gain-Bandwidth (UGB) | 2 GHz | 2.09 GHz |
| ■ Vout (Dc) | 1 V | 1.2 V |
| ■ Power Dissipation (Pd) | Unspecified | 307.2 μ W |
| ■ Load Capacitance (CL) | 100 fF | 100 fF |
| ■ Current (Iss) | Unspecified | 170.6 μ A |
| ■ Phase Margin (PM) | ≥ 90 deg | 107 deg |