

Verilog Code (Dice Game):-

```
1  timescale 1ns / 1ps
2
3  module DiceGame (Rb, Reset, CLK, Sum, Roll, Win, Lose);
4
5      input Rb, Reset, CLK;
6      input [3:0] Sum;
7      output reg Roll, Win, Lose; // <-- FIXED: added reg
8
9      reg [2:0] State, Nextstate;
10     reg [3:0] Point;
11     reg Sp;
12
13     // State encoding for readability
14     localparam IDLE = 3'd0,
15                ROLL1 = 3'd1,
16                WIN = 3'd2,
17                LOSE = 3'd3,
18                WAIT = 3'd4,
19                ROLL2 = 3'd5;
20
21     // Next State and Output Logic
22     always @(*) begin
23         // Default assignments
24         Nextstate = State;
25         Roll = 1'b0;
26         Win = 1'b0;
27
28         Lose = 1'b0;
29         Sp = 1'b0;
30
31         case (State)
32             IDLE: begin
33                 if (Rb)
34                     Nextstate = ROLL1;
35             end
36             ROLL1: begin
37                 Roll = 1'b1;
38                 if (Sum == 7 || Sum == 11)
39                     Nextstate = WIN;
40                 else if (Sum == 2 || Sum == 3 || Sum == 12)
41                     Nextstate = LOSE;
42                 else begin
43                     Sp = 1'b1;
44                     Nextstate = WAIT;
45                 end
46             end
47             WIN: begin
48                 Win = 1'b1;
49                 if (Reset)
50                     Nextstate = IDLE;
51             end
52             LOSE: begin
53                 Lose = 1'b1;
54                 if (Reset)
55                     Nextstate = IDLE;
56             end
57             WAIT: begin
58                 if (Rb)
59                     Nextstate = ROLL2;
60             end
61             ROLL2: begin
62                 Roll = 1'b1;
63                 if (Sum == Point)
64                     Nextstate = WIN;
65                 else if (Sum == 7)
66                     Nextstate = LOSE;
67                 else
68                     Nextstate = WAIT;
69             end
70         endcase
71     end
72 end
```

```

75     default: Nextstate = IDLE;
76     endcase
77 end
78
79 // State and Point Update
80 always @(posedge CLK or posedge Reset) begin
81     if (Reset) begin
82         State <= IDLE;
83         Point <= 4'd0;
84     end else begin
85         State <= Nextstate;
86         if (Sp)
87             Point <= Sum;
88     end
89 end
90
91 endmodule
92

```


Test Bench (Dice Game):-

```

1 module game_sim;
2
3     reg Rb, Reset, CLK;
4     reg [3:0] Sum;
5     wire Roll, Win, Lose;
6
7     // Instantiate the DiceGame module
8     DiceGame uut (
9         .Rb(Rb),
10        .Reset(Reset),
11        .CLK(CLK),
12        .Sum(Sum),
13        .Roll(Roll),
14        .Win(Win),
15        .Lose(Lose)
16    );
17
18    // Clock generation
19    always #5 CLK = ~CLK;
20
21    initial begin
22        // Initialize inputs
23        CLK = 0;
24        Reset = 1;
25        Rb = 0;
26        Sum = 0;
27
28        #10 Reset = 0;
29        #10 Rb = 1; Sum = 7; // First roll - win
30        #10 Rb = 0;
31        #20 Reset = 1;      // Reset
32        #10 Reset = 0;
33
34        #10 Rb = 1; Sum = 3; // First roll - lose
35        #10 Rb = 0;
36        #20 Reset = 1;      // Reset
37        #10 Reset = 0;
38
39        #10 Rb = 1; Sum = 5; // First roll - go to WAIT
40        #10 Rb = 0;
41        #10 Rb = 1; Sum = 5; // Matching point - win
42        #10 Rb = 0;
43        #10 Reset = 1;
44
45        #20 $finish;
46    end
47
48 endmodule

```

Simulation Result:-



Project Summary:-

Settings

Edit

Project name:

dice_game

Project location:

C:/Users/www.com/dice_game

Product family:

Zynq UltraScale+ RFSocS

Project part:

[Xilinx Zynq UltraScale+ RFSoc ZCU1275 Characterization Kit \(xczu29dr-flm1760-2-e\)](#)

Top module name:

[DiceGame](#)

Target language:

[Verilog](#)

Simulator language:

[Mixed](#)

Target Simulator:

[Vivado Simulator](#)

Board Part

Display name:

Xilinx Zynq UltraScale+ RFSoc ZCU1275 Characterization Kit

Board part name:

xilinx.com:zcu1275:part0:1.0

Board revision:

2.0

Connectors:

No connections

Repository path:

E:/Xilinx/Vivado/2024.2/data/xhub/boards

URL:

<https://www.xilinx.com/products/boards-and-kits/zcu1275.html>

Board overview:

Xilinx Zynq UltraScale+ RFSoc ZCU1275 Characterization Kit

