Hardware Security and Trust

STMT: A tool for Computing Testability Mesurments

Tarbiat-Modares University
Spring 2020

A. Shafieinejad shafieinejad@modares.ac.ir

Table of Contents

Architecture Data Structure


- Module
- Signal
- Node
- Dummy Element
- Standard Cell Library

Basic Functions

- **Initialization**
- Controllability
- Observability

Architecture:

- ✓ Scanner
- Parser
- Data graph
- SCOAP Computations



Scanner

- Token formats are written in *.I file
- Converted to *.c file using win_flex (lexical analyzer)

Parser

- Verilog Language Syntax is written in *.y file
- Converted to *.cpp file using win_bison
 - **-LALR Parser Generator**

Scanner source (verilog_s.l)

Keywords

Verilog Parser Source (verilog_p.y)

Grammar Rules

```
 start-var: λ | module-statement start-var

– module-statement : module-def-statement statement-list T ENDMODULE
– module-def-statement : T MODULE T IDENTIFIER
    st.h module = create module($2);
    st.hModules[st.nModule++] = st.h module;
    st.state = MODULE DEFINE;
    nNode = 0; } T_LEFT sig_list T_RIGHT T_SEMICOLON
statement-list : λ | statement T SEMICOLON statement-list
statement : λ | signal-assign-statement | signal-def-statement
       component-instantiate-statement
signal-def-statement: signal-type sig list
sig list: λ | sig name | sig name T COMMA sig list
```

Data Structures

Module

```
struct Module {
     char name[MAX];
     int nln, nOut, nWires, nNode;
     signal *p inputs[MAX INPUT];
     signal *p_outputs[MAX_OUTPUT];
     signal *p_wires[MAX_WIRES];
               *p_nlist[MAX_NODE];
     node
     signal gnd, vcc;
Singal
 struct signal {
     char name[MAX];
     SType type;
     node *generator;
     TestabilityState st;
 };
```

Data Structures

Node

```
struct node
    int stdType;
    char name[MAX];
    EType type;
    // handle for user-defined module
    void *hModule;
    int nln, nOut;
    signal *In[MAX_INPUT];
    signal *Out[MAX_OUTPUT];
    bool CC_Evaluated;
```

Data Structures

StdCell

```
struct StdCell
     EType e;
     char name[64];
struct StdCellInfo
     int nStdType;
     StdCell cells[80];
     int nln, nOut;
     // clk and reset are determined in FF SC and SO
     portInfo in_ports[MAX_PORT], out_ports[MAX_PORT];
```

Example for StdCell

FullAdder in Library 180 nm

FullAdder in Library 90 nm

```
{ STD90,{ { FADDX1,"FADDX1" },{ FADDX2,"FADDX2" } } ,
3,2,
 { { PRIMARY_IN, "A" },{ PRIMARY_IN, "B" },{ PRIMARY_IN, "CI" } },
 { { PRIMARY_OUT, "CO" },{ PRIMARY_OUT, "S" } }
```

Example for StdCell

D-FlipFloo in Library 180 nm

```
{ STD180,{ { DFFRHQXL, "DFFRHQXL" },{ DFFRHQX1, "DFFRHQX1" },{
    DFFRHQX2, "DFFRHQX2" },{ DFFRHQX4, "DFFRHQX4" } },
    3, 1,
    { { PRIMARY_IN, "D" },{ CLOCK, "CK" },{ ASYNC_RESET, "RN" } },
    { { PRIMARY_OUT, "Q" } }
```

D-FlipFloo in Library 90 nm

How to consider assignment?

```
sig1 <= Sig2;</pre>
```

Note that, all of testability measurements of sig1 and sig2 are the same.

We define it as Dummy element

```
{ STD180,{ { DUMMY,"C_ASSIGN" }} ,
1,1,
{ { PRIMARY_IN, "IN" } },
{ { PRIMARY_OUT, "OUT" } }
},
```

It is considered as a Verilog code like this:

```
DUMMY d1 (.IN(sig1), .OUT(sig2));
```

STMT: Initialization Algorithm

```
input: Module m
output: NULL
```

14.

15.

end if

end for

for each signal s in m do begin if (s is primary input) then 2. 3. s.cc = 1;4. s.sc = 0;5. $s.co = s.so = \infty$; 6. else if (s in primary output) 7. then 8. $s.cc = s.sc = \infty$; 9. s.co = s.so = 0;11. else 12. $s.cc = s.sc = \infty$; 13. $s.co = s.so = \infty$;

STMT: Controllability Algorithm

First Candidates:

The nodes connected to Primary Inputs

Next Candidates:

The nodes connected to recently updated node

Loop Condition:

There is a node which the CC/SC values are updated

STMT: Controllability Algorithm

```
input: Module m
output: CC/SC values of signals
      for each node n in m
         if (any input of n is a primary input) then
2.
3.
           n.ReadvForCC = true;
4.
         else
5.
           n.ReadvForCC =  false;
      end for
```

STMT : Controllability Algorithm (2)

```
while (there is a node with active ReadyForCC) do begin
      for each node n in m
8.
          if (n.ReadvForCC)
9.
             Evaluate SCOAP cc and sc for n;
11.
12.
             n.ReadyForCC=false
             for each signal s in n
13.
               if (s-cc/sc) is updated)
14.
                  Set ReadyForCC=true for the nodes has s as input
15.
16.
                end if
17.
             end for
18.
         end if
19.
       end for
20. end while
```

STMT: Observability Algorithm

First Candidates:

- The nodes connected to Primary Outputs
- Generator nodes of the primary outputs

Next Candidates:

- The nodes connected to recently updated node (CO/SO)
- Simply identified by the generator field of the signal

Loop Condition:

- There is a node which the CO/SO values are updated
- Exit in the case of NO Change

STMT: Observability Algorithm (1)

```
input: Module m
output: CO/SO values of signals
      for each node n in m
         n.ReadvForCO =  false
2.
3.
      end for
4.
      for each output signal s of m
         node g = generator node of signal s
5.
6.
         <u>g.ReadyforCO</u> = true
7.
      end for
```

STMT: Observability Algorithm (2)

```
8. while (there is a node with active ReadyForCO) do begin
     for each node n in m do begin
9.
        if (<u>n.ReadyforCO</u>) then
11.
          Evaluate SCOAP co and so for n;
12.
          n.Ready for CO = false
13.
          for each input signal r of n
14.
               if (r.co/so is updated and r is not a primary input)
15.
                  generator(r).ReadyForCO = true
16.
17.
             end if
18.
           end for
19.
         end if
20.
      end for
21.end while
```