

# ***INTEGRATED SDR/DDR–SDRAM CONTROLLER***

**Author : Saji Sebastian  
May 2002.  
rev 1.2**

**Copyright(c) 2002 iPlay Networks P. Ltd.All Rights Reserved.**

This document contain information which is both confidential and proprietary to ***iPlay Networks P. Ltd.***


Himayat Nagar Hyderabad. India. 011-91-40-4076669

**Revision** : 10 May 2002.  
07 May 2002.  
22 March 2002.

## Introduction:–

The sdr/ddr sdram controller is a single controller for single data rate and double data rate sdrams. It supports load\_mr, auto\_refresh, precharge, act\_row, reada, writea, burst\_stop and nop commands. It can be programmed for burst lengths of 2, 4 and 8 and CAS latencies of 2, 2.5 and 3.


## Pin Diagram:–





## Pin Description:–

<i>Pin Name</i>	<i>Pin Direction</i>	<i>Pin Description</i>
<b>----- HOST INTERFACE -----</b>		
<b>mclk</b>	<b>In</b>	<b>memory clock to controller</b>
<b>s_resetrn</b>	<b>In</b>	<b>synsynchronous negative reset</b>
<b>sdr_req</b>	<b>In</b>	<b>to controller</b>
<b>sdr_req_adr</b>	<b>In</b>	<b>to controller(24 bit bus)</b>
<b>sdr_req_len</b>	<b>In</b>	<b>0 (4 bytes or less), 1– (8 to 5 bytes), 2 – (12 to 9 byte), 3 – ( 16 – 13 bytes)</b>
<b>sdr_req_wr_n</b>	<b>In</b>	<b>0 – write to SDRAM 1 – read from SDRAM</b>
<b>sdr_req_ack</b>	<b>Out</b>	<b>Ack from controller that current read/write started</b>
<b>sdr_rd_valid</b>	<b>Out</b>	<b>valid data on the bus from SDR controller to mermory controller</b>
<b>sdr_wr_next</b>	<b>Out</b>	<b>present next write data</b>
<b>sdr_wr_data</b>	<b>In</b>	<b>32 bits data to SDR controller</b>
<b>sdr_wr_en_n</b>	<b>In</b>	<b>4 bits – byte enables</b>
<b>sdr_rd_data</b>	<b>Out</b>	<b>32 bits data read.</b>
<b>sdr_init_done</b>	<b>Out</b>	<b>initialization complete.</b>
<b>sdr_en</b>	<b>In</b>	<b>enable/disable SDRAM (power_down?)</b>
<b>sdr_mode_reg</b>	<b>In</b>	<b>12 bits mode register data.</b>
<b>sdr_tras_d</b>	<b>In</b>	<b>4 bits, Tras delay in clock cys for SDRAM</b>
<b>sdr_trp_d</b>	<b>In</b>	<b>4 bits, Trp delay</b>
<b>sdr_trcd_d</b>	<b>In</b>	<b>4 bits, Trcd delay</b>
<b>sdr_cas</b>	<b>In</b>	<b>3 bits Cas latency for SDRAM</b>
<b>sdr_trca_d</b>	<b>In</b>	<b>4 bits, Trca delay</b>
<b>sdr_twr_d</b>	<b>In</b>	<b>4 bits, Twr delay</b>
<b>sdr_rfrsh</b>	<b>In</b>	<b>12 bits, refresh time per row.</b>
<b>sdr_rfmax</b>	<b>In</b>	<b>3 bits, number of rows to refresh per burst.</b>


<i>Pin Name</i>	<i>Pin Direction</i>	<i>Pin Description</i>
----- SDRAM INTERFACE -----		
sdc_clk	Out	Clock for sdram
sdc_ad	Out	Address bus
sdc_ba	Out	Bank address
sdc_dq	Inout	Data bus
sdc_dqs	Inout	Data strobe
sdc_rasb	Out	Row address select
sdc_casb	Out	Column address select
sdc_web	Out	Write enable
sdc_dm	Out	Data mask
sdc_cke	Out	Clock enable
sdc_csb	<b>Out</b>	Chip select

**State Diagram :-**

**Block Diagram:–****Block Level Description :-****Address Latch Module**


This module takes the address input from host(22bits) and gives out data for **mode register** on "sdc\_ad" when "mrs\_addr" input is high, determines the bank, cas latency, burst length and puts it on the corresponding outputs. When "row\_addr" input is high (activate row), "sdc\_addr" will have row address on it otherwise column address.

**Data Path Module**



This module controls the data on the datbus(**sdc\_dq**) according to the "**sdc\_sel**" input during the "write" cycle. If "**sdc\_sel**" is high (single data rate), it will write/read data on every positive edge of the clock else it will write/read data on both the edges of the clock. It also generates data strobe signal on "**sdc\_dqs**" for ddr-sdram, data\_valid signal on "**u\_data\_valid**" indicating the host that the data on "**u\_data\_o**" is valid during read cycle.

## Bank Controller Module




The Bank controller module has 4 controllers for each bank.




It takes the command input and gives to appropriate controller depending on the bank address. It generates the commands for sdram on "sdc\_rasb, sdc\_casb, sdc\_web". It also gives read & write enable, data valid enable signals for data path module, mrs\_addr & row\_addr for address latch module. It also gives bank address to the sdram.

## Controller Module




This module gets command from the bank controller depending on the bank address. It loads the burst, rcd, cas latency counters and starts them. It generates the commands for sdram for any particular bank.


## Pipeline Diagram :-




## Write Cycle Timing Diagram (for DDR-sdram)



## Read Cycle Timing Diagram (for DDR-sdram)



Write Cycle Timing Diagram (for SDR-sdram)



Read Cycle Timing Diagram (for SDR-sdram)

