ECPE-174 Final Project: Simon Says University of the Pacific: School of Engineering and Computer Science

Mari Anderson and Felix Pitts

December 10, 2024

Contents

1	Project Overview and Objectives	2
	1.1 Overview	$\frac{2}{2}$
	·	
2	Design Process 2.1 System Design 2.2 Hardware Design 2.3 Finite State Machine Design 2.4 Random Sequence Generation 2.4.1 Seed Generation 2.4.2 Random Number Generation	3 5 5 9 9
	2.4.3 Sequence Generation	11
3	3.2XORshift Testbench3.3Sequence Generation Testbench3.4Top Module Testbench	12 13 15 16
4	Results	17
5	Analysis	18
6	Task Breakdown	19
7	Conclusion	20
8	Links and References	21
A	Other Code A.1 Clock Divider	22 22 23

Project Overview and Objectives

1.1 Overview

The project involves creating a "Simon Says" memory game on a programmable board. This game challenges players to mimic a sequence of LEDs by toggling keys in the correct order. As rounds progress, the sequence becomes longer and more difficult, testing the player's memory and reaction time. The game integrates a visual (LCD Display) interface to enhance user engagement.

1.2 Objectives

- 1. Develop a Memory game
 - Implement a sequence-based gameplay mechanism where LEDs display an increasing pattern.
 - Require players to input the pattern via keys to progress through rounds.
- 2. Increase Challenge Progressively
 - Add a new LED to the sequence in each round, making it more challenging for players to recall and replicate.
- 3. Display Real Time Information
 - Use a LCD Display to provide critical feedback
 - o Current round number
 - High score across multiple games
- 4. Support High Score Tracking
 - Ensure that high scores persist across game sessions, motivating players to achieve better results over time.
- 5. Test for Scalability
 - Design the game to support up to 100 rounds for testing purposes, even if impractical for real-time play.

Design Process

2.1 System Design

Our system design began with the following diagram




Figure 2.1: Diagram for the States of the Game

The diagram in Figure 1 was the basis for how the FSM that we use to run the game was designed. The Transitions that occur are the following

- ullet IDLE o Display Sequence: When any button is pressed on the board
- Display Sequence \rightarrow Round Play: Once the sequence is done displaying, the board accepts user input
- Round Play \to Increment Round Count: If the user succeeds in replicating the input sequence displayed by the board, the round count increases

- Increment Round Count → Display Sequence: Once the round count has increased by one, the sequence is then displayed again but with 1 more term than the sequence displayed in the previous round
- Round Play → IDLE: When a player either makes a mistake or takes too long to input the sequence but does not get the high score, the game returns back to an IDLE state
- Round Play → Update Highscore: If the highscore was obtained, update the highscore at the end of the round before going back to IDLE
- Update Highscore → IDLE: After the highscore has been updated return to IDLE.

While the final FSM does not follow this exactly, it created a structure that made writing the System Verilog code much easier. Some of the differences between the diagram in Figure 1 and the final result would be that even if the highscore is not obtained, the FSM goes into a "Round Lost" state, and checks for the highscore in that state, instead of going to a state if the highscore is obtained. The implementation is explored further in Section 2.3

Another difference is that the round incrementing occurs in the Round Play State when the number of correct inputs matches the number of terms being displayed in the sequence.

```
if (subRound >= currRound) begin
subRound = 8'd0;
currRound = currRound + 8'd1;
next_state = DISPLAY_SEQUENCE;
end else begin
next_state = ROUND_PLAY;
end
```

Figure 2.2: Code Snippet from ROUND_PLAY state that handles Incrementing the Round Count

These differences in the final design did not hinder the functionality of the game, and by keeping the number fo states down to 4, we can represent our states with 2 bit values, and have no unused states.

2.2 Hardware Design

For hardware design we broke the design down into the following parts.

1. LED Display:

• LEDs are used to visually display the game sequence that players need to replicate. Each LED corresponds to a switch for user input.

2. Key Inputs:

• Keys serve as the primary user interface for entering the sequence. They are debounced to ensure accurate input capture. This replaced the initial concept design of using switches.

3. Seven Segment Display

• Displays real-time game information, including the current round number and high score. This replaced the initially planned LCD display to ensure reliability and ease of integration.

4. Programmable board

 Serves as the central processing unit, executing the state machine logic and controlling all hardware components.

5. External Clock

• A clock divider generates game-specific timing signals, ensuring synchronized operation of game states and LED sequences.

6. Finite State Machine (FSM):

- Governs the games behavior, ensuring logical transitions between the states of the game.
- Takes care of the error handling, ensuring that when the incorrect button is pressed the game goes a failure state before going back to IDLE

7. Random Sequence Generator:

• Creates unique sequences for each round, ensuring variability and challenge for the players

2.3 Finite State Machine Design

For the final FSM that we used for the board hardware there were 4 states. IDLE, DISPLAY_SEQUENCE, ROUND_PLAY, and ROUND_LOST. The roles that the states filled was the following

1. IDLE

- Waits for any user input on the 4 buttons on the FPGA board to start the game
- Keeps the game at an IDLE state when there is no Input
- Sets the start signal to 0 so that the system can generate a random sequence when the game is not being played

```
IDLE:
     begin
2
         currRound <= 8'd0;</pre>
3
         play_led <= 1'b0;</pre>
         start <= 1'b0;
5
         if (synced_keys != 4'b0000) begin
              next_state <= DISPLAY_SEQUENCE;</pre>
               currRound <= 8'd1;</pre>
         end else begin
9
              next_state <= IDLE;</pre>
10
         end
11
     end
12
```

Figure 2.3: IDLE State System Verilog Code

2. DISPLAY_SEQUENCE

- Starts the display at the first element of the sequence when coming from IDLE or ROUND PLAY
- Lights up one of the LEDS depending on what the value of the sequence at that point is
- When done displaying the sequence transitions into ROUND PLAY

```
DISPLAY_SEQUENCE:
    begin
2
         start <= 1'b1;
3
         play_led <= 1'b0;
         if (prev_state == IDLE || prev_state == ROUND_PLAY) begin
5
              subRound <= 8'd0;</pre>
6
         end else begin
              subRound <= subRound;</pre>
9
         end
         if (subRound >= currRound )begin
10
              subRound <= 8'd0;</pre>
11
              next_state <= ROUND_PLAY;</pre>
12
         end else begin
13
              case (genned_sequence[subRound])
14
                  2'b00: key_leds <= 4'b0001; //LEDG0
15
                  2'b01: key_leds <= 4'b0010; //LEDG2
16
                  2'b10: key_leds <= 4'b0100; //LEDG4
17
                  2'b11: key_leds <= 4'b1000; //LEDG6
18
                  default: key_leds <= 4'b0000;</pre>
              endcase
20
              seq_disp_count <= seq_disp_count + 8'd1;</pre>
              if (seq_disp_count == 5'b11111) begin
22
                  subRound <= subRound + 8'd1;</pre>
23
                  seq_disp_count <= 5'd0;</pre>
24
              end else begin
25
                  subRound <= subRound;</pre>
26
27
              next_state <= DISPLAY_SEQUENCE;</pre>
28
         end
29
30
    end
```

Figure 2.4: DISPLAY_SEQUENCE State System Verilog Code

3. ROUND_PLAY

- Starts taking user input for the start of the sequence when the round begins
- Resets the round timer to 0 at the start of the round and then counts up the longer the round has been progressing
- If the input is wrong or the timer ran out, transitions to ROUND_LOST
- Goes to DISPLAY_SEQUENCE when the round is successfully completed

```
ROUND_PLAY:
1
     begin
2
         key_leds = synced_keys;
3
         start = 1'b1;
4
         play_led = 1'b1;
5
         //Start of round, set subround counter to 0
6
         if (prev_state == DISPLAY_SEQUENCE) begin
7
             subRound = 8'd0;
8
             round_timer = 12'd0;
9
         end else begin
10
             subRound = subRound;
11
12
         end
         //If too much time in a round has been taken, lose
13
         if (round_timer == 12'hFFF) begin
14
             next_state = ROUND_LOST;
15
             round_timer = 12'd0;
16
         end else begin
17
             next_state = next_state;
18
             round_timer = round_timer + 12'd1;
         end
20
         //If Input, Check that input is correct
21
         if (synced_keys != 4'b0000) begin
22
             case (synced_keys)
23
                 4'b0001: user_input = 2'b00;
24
                 4'b0010: user_input = 2'b01;
25
                 4'b0100: user_input = 2'b10;
26
                 4'b1000: user_input = 2'b11;
27
                 default: next_state = ROUND_PLAY;
28
             endcase
29
             //Compare against the current value in the sequence
30
             if (user_input == genned_sequence[subRound]) begin
31
                  subRound = subRound + 8'd1;
32
                  if (subRound >= currRound) begin
33
                      subRound = 8'd0;
34
                      currRound = currRound + 8'd1;
35
                      next_state = DISPLAY_SEQUENCE;
36
                  end else begin
37
38
                      next_state = ROUND_PLAY;
39
                 end
             end else begin
40
                 next_state = ROUND_LOST;
41
             end
42
         end else begin
43
             //No Input, Do not increment subRound
44
             subRound = subRound;
45
         end
46
47
```

Figure 2.5: ROUND_PLAY State System Verilog Code

4. ROUND_LOST

- Checks if the Highscore was beaten, if so updates the value stored.
- Prepares the system to return back to IDLE

```
ROUND_LOST:
     begin
2
         if (currRound > high_score) begin
3
              high_score <= currRound;
         end else begin
              high_score <= high_score;</pre>
6
         end
         key_leds <= 4'b0000;</pre>
8
         play_led <= 1'b0;</pre>
         next_state <= IDLE;</pre>
10
         currRound <= 8'd0;</pre>
11
         round_timer <= 12'd0;</pre>
12
     end
13
```

Intel Quartus generated a state diagram for the FSM we created but due to the code being in an always <code>@()</code> block instead of an always_comb block the FSM Diagram generated is incorrect from what actually happens with the FSM.




Figure 2.6: FSM Diagram Generated From Quartus

The reason an always <code>@()</code> block was used was that we had to use sequential logic for the <code>ROUND_PLAY</code> state to get it to function as intended. We did try to use an <code>always_comb</code> block, however I could not get it to compile despite many hours of debugging. The Full FSM Code, which was also the Top Level Module can be found in the Appendix

2.4 Random Sequence Generation

2.4.1 Seed Generation

For the random number generation we need a way to generate the input value for the random number generator to be able to work. The way we do this is by counting the number of clock cycles that have occurred on the hardware. In the case of the FPGA used for the game, the Terasic DE2-115, that clock is 50MHz, so it is fast enough to where no human could hope to manipulate the random number generation with any reliable consistency without the use of external hardware directly connected to the system.

```
module sequence_generation(
         input logic clk,
2
         output logic [31:0] seed
3
    );
4
5
    logic [31:0] a = 32'd0;
6
    always (@posedge clk) begin
         seed \leq a + 32'd1;
8
         a <= seed;
9
    end
10
11
    endmodule
12
```

Figure 2.7: Seed Generation System Verilog Code

Once the seed has been generated, we can then go create a pseudo random number.

2.4.2 Random Number Generation

For the Random Number Generation we used an XOR-Shift algorithm, as it was very straightforward to translate from C into System Verilog

```
#include <stdint.h>
2
3
    struct xorshift32_state {
        uint32_t a;
4
    };
5
    /* The state must be initialized to non-zero */
    uint32_t xorshift32(struct xorshift32_state *state)
9
             /* Algorithm "xor" from p. 4 of Marsaglia, "Xorshift RNGs" */
10
             uint32_t x = state->a;
11
             x = x << 13;
12
             x = x >> 17;
13
             x = x << 5;
14
             return state->a = x;
15
    }
16
```

Figure 2.8: C Code for XOR-Shift RNG Generation (From Wikipedia)

How the algorithm in Figure 1 works is that it takes an unsigned 32-bit integer as an input, then performs

XOR operations with the initial value, and that value bit shifted by an arbitrary amount. For example the code in Figure 1 does the following steps

- set x to the input a
- set x to x XOR (x shifted left 13 bits)
- set x to x XOR (x shifted right 17 bits)
- set x to x XOR (x shifted left 5 bits)
- return x

Because this algorithm uses binary bit operations translating this to System Verilog is very straightforward.

```
module xorshift(
     input logic [31:0] a,
2
     output logic [31:0] x
3
   );
4
5
   logic [31:0] x0, x1, x2;
6
   always_comb begin
7
     x0 \le a;
     9
        x1 \le 32'd1;
10
     end else begin
11
        x1 \le x0 ^ (x0 \le 13);
12
     end
13
     14
        x2 <= 32'd1;
15
     end else begin
16
        x2 \le x1 ^ (x1 >> 17);
17
18
     x \le x2 (x2 \le 5);
19
   end
20
21
   endmodule
22
```

Figure 2.9: XOR-Shift implementation in System Verilog

The main difference between Figure 1 and Figure 2 is that for Figure 2 we have to declare dedicated intermediate values due to the mechanics of System Verilog. With our modules for seed and RNG generation we can put them together to form a module that takes handles the random number generation.

```
module rng_generation(
1
        input logic clk,
2
        output logic [31:0] val
3
    );
4
5
    logic [31:0] seed;
6
    seedgenerator seeding (.clk(clk), .seed(seed));
7
    xorshift generator(.a(seed), .x(val));
8
    endmodule
10
```

Figure 2.10: Random Number Generation Module System Verilog Code

2.4.3 Sequence Generation

```
module sequence_generation(
         input logic clk,
2
         input logic start,
3
         output logic [1:0] game_sequence [100]
4
    );
5
6
7
    logic [31:0] val;
    int count = 32'd0;
    logic [31:0] intermed_val;
9
    rng_generation generator(.clk(clk), .val(val));
10
11
    //Generate Sequence Here:
12
    always @(posedge clk) begin
13
         if (start) begin
              count <= count;</pre>
15
              game_sequence <= game_sequence;</pre>
16
         end else begin
17
              if (count \geq 32'd100) begin
18
                  count <= 32'd0;
19
                  intermed_val <= val % 4;</pre>
20
                  game_sequence[count] <= intermed_val[1:0];</pre>
21
              end else begin
22
                  count <= count + 32'd1;</pre>
23
                  intermed_val <= val % 4;</pre>
24
                  game_sequence[count] <= intermed_val[1:0];</pre>
25
              end
26
         end
27
    end
28
29
     endmodule
30
```

Figure 2.11: Sequence Generation System Verilog Code

Here the code in Figure 2.11 takes in the RNG value generated in Figure 2.10, and uses that to generate a sequence of 100 values between 0 and 3. The sequence moves throughout the array until the start signal is high, which is triggered when the round starts so that the sequence does not change on the user while they are playing the game.

Testing Procedure

3.1 Seedgenerator Testbench

```
module seedgenerator_testbench();
    logic clk = 1'b0;
2
    logic [31:0] a;
3
    seedgenerator seedGen (.clk(clk), .seed(a));
5
6
    always begin
7
        #10 clk = ~clk;
9
10
    initial begin
11
        $monitor("clk: , a: ", clk, a);
12
13
14
    endmodule
15
```

Figure 3.1: Seed Generator Testbench System Verilog Code

The file seedgenerator_testbench.sv is designed to test the functionality of the seed generator module. Here's a breakdown of its purpose and components:

1. Clock Signal Generation:

• A clock signal (clk) is toggled every 10 time units using an always block (#10 clk = clk;). This simulates a regular clock input to the seedgenerator module.

2. Module Under Test (MUT):

- The seedgenerator module is instantiated with two ports:
 - clk: The clock signal generated in the testbench.
 - seed (mapped to a): An output signal from the seedgenerator module, expected to provide a generated seed value.

3. Simulation Monitoring

• The \$monitor task is used to continuously display the values of the clock (clk) and the generated seed (a) during simulation. This provides real-time insight into how the module responds to the clock input.

4. Purpose

• The testbench evaluates how the seedgenerator module generates or updates the seed (a) in response to the clock signal. By observing the outputs, you can verify whether the module behaves as expected.

This testbench is straightforward, focusing on ensuring that the clock signal and module outputs function correctly in a basic simulation environment.

3.2 XORshift Testbench

```
module xorshift_testbench();
    logic [31:0] a,x;
2
    xorshift testMod(.a(a), .x(x));
3
    initial begin
5
6
        int file;
        file = $fopen("./xor_test_output.txt", "w");
7
        a \le 32'd0;
8
        #150 $monitor("%b, %b", a, x);
9
        for (int i = 0; i < 32'd4294967295; i++) begin
10
             #5 a \le a + 32'd1;
11
             //for validating that the RNG follows a uniform distribution
12
             $fwrite(file, "%d\n, ", x % 4);
13
         end
14
        $fclose(file);
15
        $stop;
16
17
    end
    endmodule
18
```

Figure 3.2: System Verilog Code for the xorshift Test Bench

From there to reduce file size to make computing information on this data easier the output file is ran throughout the following python script:


```
#Removes excess whitespace from files
    import argparse
2
3
    def main():
4
        parser = argparse.ArgumentParser(prog = "Questa Output Fix")
5
        parser.add_argument('--input',type=str,help="Filename/Path of the Input File")
6
        args = parser.parse_args()
7
        inFile = open(args.input, "r")
8
        outFile = open(args.input[0:(len(args.input) - 4)] + "_fixed.txt", "w")
9
        for line in inFile:
10
            newLine = line.replace(" ", "", 99)
11
            newLine = newLine.replace("\n", "")
12
            outFile.write(newLine)
13
14
    main()
```

Figure 3.3: Python Script to Reduce the File Size of the Testbench Output

Questa adds a lot of whitespace into the output file, which adds no extra information but increases the file size dramatically, which is why we need the script in Figure 4. Running our output file through the script changed the file size from 682.7 MB to 105.0 MB, so a very large reduction in file size. Then to validate that the output is a uniform distribution the fixed output file is run through the following Python code in a Jupyter Notebook.

```
from matplotlib import pyplot as plt
    from collections import Counter
2
    dist = open("xor_test_output_fixed.txt", "r")
3
    newdist = []
    for line in dist:
5
        a = line.split(",")
6
7
        for val in a:
            newdist.append(int(val))
    plt.hist(newdist,4, edgecolor= 'black')
9
    plt.show()
10
    counts = Counter(newdist)
11
    print(counts)
```

Using that code after simulating around 52.5 million generated values creates the following plot:



From this plot we can see that we get a distribution that is uniform. Looking at the number of times each value (0,1,2,3) occurred we can see that the differences in how many times each number is generated is very small

```
0: 13128782, 1: 13128785, 2: 13128783, 3: 13128783
```

Figure 3.4: Number of Times each Generated Value Occurred in the Simulation

3.3 Sequence Generation Testbench

```
module sequence_testbench();
1
2
    logic clk = 1'b0;
3
    logic [1:0] game_sequence [100];
    always begin
5
        #10 clk <= ~clk;
6
7
    sequence_generation testGame (.clk(clk), .game_sequence(game_sequence));
8
9
10
    initial begin
11
        int file;
12
        int count = 32'd0;
13
        #10000 file = $fopen("./test_sequences.csv", "w");
14
        for (int i = 0; i < 1000; i++) begin
15
             #25 if (count >= 32'd99) begin
16
                      $fwrite(file, "%d, ", game_sequence[count]);
                      $fwrite(file, "\n");
18
                      count <= 32'd0;
19
                 end else begin
20
                      $fwrite(file, "%d, ", game_sequence[count]);
                      count <= count + 32'd1;</pre>
22
                 end
         end
24
25
         $stop;
26
     end
27
    endmodule
28
```

Figure 3.5: Sequence Generator Testbench System Verilog Code

The testbench for the sequence generation module (sequence_generation) is designed to verify that the sequence of game states is being generated and stored correctly in the game_sequence array. The module under test, sequence_generation, is instantiated with a clock (clk) and the output sequence array (game_sequence). The sequence output is stored and logged in a CSV file for analysis. The module generates 10, 100 value sequences and by storing them in a CSV file we were able to use a spreadsheet software to validate that the sequences were 100 values long, and that the wrap around worked. In summary, our testbench effectively verified the core functionality of the sequence generation module. We chose a straightforward approach of logging the output to a file and ensuring that the sequence generation was correct across multiple rounds. By focusing on key test cases, such as full sequence generation and boundary conditions, we ensured the robustness of the system while keeping the testbench design simple and efficient.

3.4 Top Module Testbench

The Game_tb testbench was designed to thoroughly test the Game module, which simulates a "Simon Says" game where players interact with the system using keys and observe outputs on LEDs and displays. The testbench was structured to cover several different scenarios of key presses to validate the correct operation of the game.

3.4.1 Testbench Design Approach

1. Clock Generation

• A clock signal is generated with a period of 10 ns (100 MHz) using the forever construct. This ensures the system operates at a consistent frequency for all test cases.

2. Stimulus

- A variety of test cases were written to simulate key presses and observe the corresponding outputs.
 This includes:
 - No Key Pressed: The system is initialized with no keys pressed (keys = 4'b0000), testing the default behavior of the game.
 - **Single Key Pressed:** A test case where only one key is pressed (keys = 4'b0001), verifying that individual key presses are correctly recognized.
 - Multiple Keys Pressed: Two keys are pressed (keys = 4'b1010), testing the system's ability to handle multiple inputs.
 - All Keys Pressed: A case where all keys are pressed (keys = 4'b1111), ensuring the system can process all inputs simultaneously.

3. Coverage

- Outputs Monitoring: For each test, the testbench monitors both the LED outputs (play_led and key_leds) and the seven-segment display outputs (display0 to display7). This ensures the visual feedback from the game is correct based on the key inputs.
- Randomization: The testbench does not utilize randomization as the main goal is to cover specific, deterministic key press cases. This approach is appropriate as it allows for a predictable evaluation of the system's response to particular input scenarios.
- Reset and Stability: The design tests multiple key press scenarios in sequence, ensuring the system's stability and correctness after each change in input. The system's reaction to different input combinations (none, one, or many keys) is observed, covering normal operating conditions.

4. Additional Considerations

- The testbench checks the functionality of both LEDs and displays to ensure all visual indicators work as expected for a range of key inputs.
- The use of the #10 delay between key changes ensures that the system has time to process the inputs and update the outputs, simulating a real-time game environment.

By writing tests that check individual and combined key presses, the testbench provides a comprehensive assessment of the Game module, verifying its ability to respond to expected input patterns and display the correct outputs.

Results

We were unable to include memory into our project however we were still able to save the current high score of the game. We were also unsuccessful in getting the LCD screen to display any results or feedback as this was a challenging aspect of the final project. We instead resulted in using the Seven Segment display which was much easier as we were running out of time. The game was successful in working however in terms of randomizing the pattern of the game we usually got a consistent pattern due to the RNG only randomizing 4 values.




Figure 4.1: Intel Quartus Compilation Report




Figure 4.2: Top Level Waveform

Analysis

The design operated successfully, meeting its primary objectives with some minor adjustments to the initial concept. The system was user-friendly and capable of supporting up to 100 rounds, though certain limitations were identified. For instance, user data could not be retained if the system was powered off, and there was no reset functionality unless the user lost the game. Despite these constraints, the game effectively randomized patterns on the board. However, the random number generator (RNG) had limited randomness due to the small number of keys used, which resulted in less variation over time.

From a performance perspective, the timing was sufficient for smooth gameplay, with acceptable latency and throughput to support user interactions. Space requirements were minimal, allowing the design to operate efficiently within the hardware constraints.

For future enhancements, we aim to include an LCD screen to improve user interaction and display additional game details. We also plan to implement a more advanced RNG to produce better randomization, particularly within smaller subsets, reducing sequential patterns. Additional features such as sound integration could make the game more immersive and engaging. A potential multiplayer mode would allow one user to create a pattern while the other attempts to replicate it, fostering competition and collaboration. This feature could also have educational benefits, enhancing pattern recognition and memory skills.

Feedback from the poster session highlighted the importance of incorporating these features to improve user experience and broaden the design's applications. These insights will guide our future iterations of the system.

Task Breakdown

We collaboratively agreed on the initial concept of designing a "Simon Says" game and worked together to enhance the project by incorporating unique features to distinguish our work from other groups. Overall, our teamwork was effective, resulting in a functional and presentable final design.

Responsibilities:

• Mari's Contributions

 Led the system design, focusing on key functionalities such as the finite state machine (FSM), random number generator (RNG), and sequence generation. Her work ensured the core game logic was functional and scalable.

• Felix's Contributions

– Managed the written report, prepared the presentation materials, and worked on integrating the LCD display into the design. However, when the LCD display proved unsuccessful, we adapted the design to utilize a Seven-Segment Display, ensuring the game interface was operational for the final presentation.

Through effective collaboration and division of tasks, we were able to address challenges and present a fully functional design, showcasing our problem-solving and teamwork skills.

Conclusion

The "Simon Says" game project demonstrated the integration of hardware and software systems to create an engaging and interactive memory-based challenge. We delivered a functional and scalable game by designing a progressively challenging gameplay mechanism, incorporating visual and textual feedback through LEDs and a Seven-Seg Display, and ensuring high-score tracking. Through this project, we gained hands-on experience in developing state machines, synchronizing hardware inputs, and managing persistence for user data. Additionally, we enhanced our problem-solving and debugging skills while working on real-time systems. This experience reinforced the importance of modular design and rigorous testing in achieving a reliable and user-friendly product. Overall, this project deepened our understanding of embedded systems and their potential for creating interactive applications.

Links and References

 $\label{thm:com/azeleaButterfly/ECPE174-Final-Project XORshift RNG: https://en.wikipedia.org/wiki/Xorshift} Project XORshift RNG: https://en.wikipedia.org/wiki/Xorshift RNG: https://en.wiki/And: https://en.wiki$

Appendix A

Other Code

A.1 Clock Divider

```
/**********************
     * SystemVerilog Masterclk clock divider
3
     * Provides framework for clock divider code to step down
     * the 50MHz internal clock
     * Set the XXX value in the define for the appropriate division
6
     * Author: Elizabeth Basha
     * Date: 09/04/2013
9
     */
10
11
     module clockdiv(input logic iclk,
12
                                                     output logic oclk);
13
14
            // define the parameter for number of clock edges to count
            const int HALF_OF_CLK_CYCLE_VALUE = 32'd781250; // 32Hz
16
            // internal variables for clock divider
18
            int count = 32'd0;
            logic clkstate = 1'b0;
20
^{21}
            // generate clock signal
22
            always_ff @(posedge iclk)
23
                    if(count == (HALF_OF_CLK_CYCLE_VALUE-1))
24
                             // we have seen half of a cycle, toggle the clock
26
                            count <= 32'd0;
                            clkstate <= ~clkstate;</pre>
                    end else begin
29
                            count <= count + 32'd1;</pre>
30
                             clkstate <= clkstate;</pre>
31
                    end
33
            assign oclk = clkstate;
34
35
     endmodule
```

A.2 Synchronizer Code

```
Code From Umith Chandra, ECPE-174 TA
2
    module synchronizer(
    input logic key, clk,
    output logic ctrl
    );
    logic Q0,Q1,Q2;
8
    always_ff @(posedge clk) begin //synchronizer ff2
10
         Q0 \le \text{key};
11
         Q1 <= Q0;
12
         Q2 <= Q1;
13
14
15
    assign ctrl = (!Q1 && Q2);
16
17
    endmodule
19
```

A.3 Full Top Level Module + FSM Code

Due to the width of the text in the file, a smaller font size had to be used

```
module game (
            input logic [3:0] keys,
            input logic clk,
           output logic play_led,
           output logic [3:0] key_leds,
           output logic [0:6] display0,
           output logic [0:6] display1,
           output logic [0:6] display2,
           output logic [0:6] display3,
           output logic [0:6] display4,
10
           output logic [0:6] display5,
11
           output logic [0:6] display6,
12
           output logic [0:6] display7
13
14
15
       /*External Module Instantiation*/
16
       sequence_generation sequence_gen (.clk(clk), .start(start), .game_sequence(genned_sequence));
17
       clockdiv game_clock(.iclk(clk), .oclk(game_clk));
18
       synchronizer \ key0\_sync(.clk(game\_clk), \ .key(keys[0]), \ .ctrl(synced\_keys[0]));
19
      synchronizer key1_sync(.clk(game_clk), .key(keys[1]), .ctrl(synced_keys[1]));
synchronizer key2_sync(.clk(game_clk), .key(keys[2]), .ctrl(synced_keys[2]));
synchronizer key3_sync(.clk(game_clk), .key(keys[3]), .ctrl(synced_keys[3]));
three_disp_seven_seg round_disp(.a(currRound), .display0(display0), .display1(display1), .display2(display2));
20
21
22
23
       three\_disp\_seven\_seg\ highscore\_disp(.a(high\_score),\ .display0(display4),\ .display1(display5),\ .display2(display6));
24
25
26
       /*State Type and Variable Declaration */
27
28
       typedef enum logic [1:0] {IDLE, DISPLAY_SEQUENCE, ROUND_PLAY, ROUND_LOST} State;
       State prev_state = IDLE;
29
       State present_state = IDLE;
30
31
       State next_state;
32
       /*Variable Declaration*/
33
34
       logic [1:0] genned_sequence [100];
35
       logic game_clk, round_clk, rng_clk;
       logic start = 1'b0;
37
       logic [3:0] synced_keys;
       logic [7:0] currRound = 8'd1;
       logic [7:0] subRound = 8'd0;
39
       logic [7:0] high_score = 8'd0;
       logic [4:0] seq_disp_count = 5'b00000; //How many times to display the led
41
      logic [11:0] round_timer = 12'd0;
```

```
logic [1:0] user_input = 2'b00;
43
44
       /*FSM Logic*/
45
       always @(posedge game_clk) begin
46
            case (present_state)
47
                TDLE:
48
                begin
                     currRound <= 8'd0;</pre>
49
50
                     play_led <= 1'b0;</pre>
51
                     start <= 1'b0;
52
                     if (synced_keys != 4'b0000) begin
53
                         next_state <= DISPLAY_SEQUENCE;</pre>
54
                         currRound <= 8'd1;</pre>
55
                     end else begin
56
                         next_state <= IDLE;</pre>
57
                     end
58
                end
59
                         DISPLAY_SEQUENCE:
60
61
                begin
62
                     start <= 1'b1;
63
                     play_led <= 1'b0;</pre>
64
                     if (prev_state == IDLE || prev_state == ROUND_PLAY) begin
                         subRound <= 8'd0;</pre>
65
66
                     end else begin
67
                         subRound <= subRound;</pre>
68
69
                     if (subRound >= currRound )begin
70
71
                         subRound <= 8'd0;
                         next_state <= ROUND_PLAY;</pre>
72
                     end else begin
73
74
                         case (genned_sequence[subRound])
                             2'b00: key_leds <= 4'b0001; //LEDG0
75
                              2'b01: key_leds <= 4'b0010; //LEDG2
76
                              2'b10: key_leds <= 4'b0100; //LEDG4
77
                              2'b11: key_leds <= 4'b1000; //LEDG6
78
                              default: key_leds <= 4'b0000;</pre>
79
                         endcase
80
                         seq_disp_count <= seq_disp_count + 8'd1;
if (seq_disp_count == 5'b11111) begin</pre>
81
82
                              subRound <= subRound + 8'd1;
83
                              seq_disp_count <= 5'd0;</pre>
84
                         end else begin
85
                             subRound <= subRound;
86
                         end
87
                         next_state <= DISPLAY_SEQUENCE;</pre>
88
                     end
89
                end
90
91
                ROUND_PLAY:
92
93
                begin
                     key_leds = synced_keys;
94
                     start = 1'b1;
95
96
                     play_led = 1'b1;
                     //Start of round, set subround counter to 0 if (prev_state == DISPLAY_SEQUENCE) begin
97
98
                         subRound = 8'd0;
99
100
                         round_timer = 12'd0;
101
                     end else begin
102
                         subRound = subRound;
103
104
                     //If too much time in a round has been taken, lose
105
                     if (round_timer == 12'hFFF) begin
                         next_state = ROUND_LOST;
106
107
                         round_timer = 12'd0;
108
                     end else begin
109
                         next_state = next_state;
110
                         round_timer = round_timer + 12'd1;
111
112
                     //If Input, Check that input is correct
113
                     if (synced_keys != 4'b0000) begin
114
                         case (synced_keys)
                             4'b0001: user_input = 2'b00;
                              4'b0010: user_input = 2'b01;
116
117
                              4'b0100: user_input = 2'b10;
118
                              4'b1000: user_input = 2'b11;
                              default: next_state = ROUND_PLAY;
119
120
                         //Compare against the current value in the sequence
121
122
                         if (user_input == genned_sequence[subRound]) begin
                             subRound = subRound + 8'd1;
123
124
                              if (subRound >= currRound) begin
```

```
subRound = 8'd0;
125
                                    currRound = currRound + 8'd1;
126
127
                                    next_state = DISPLAY_SEQUENCE;
128
                                end else begin
                                    next_state = ROUND_PLAY;
129
                               end
130
131
                           end else begin
                               next_state = ROUND_LOST;
132
                           end
133
134
                      end else begin
135
                           //No Input, Do not increment subRound
136
                           subRound = subRound;
137
                      end
138
139
                 end
140
141
142
                 ROUND_LOST:
143
                 begin
144
                      if (currRound > high_score) begin
145
                           high_score <= currRound;
146
                           else begin
147
                          high_score <= high_score;
148
149
                      key_leds <= 4'b0000;
                      play_led <= 1'b0;
150
151
                      next_state <= IDLE;</pre>
152
                      currRound <= 8'd0;</pre>
153
                      round_timer <= 12'd0;</pre>
154
                 end
155
                           default:
156
                 begin
                      play_led <= 1'b0;
157
                      key_leds <= 4'b0000;
158
                      next_state <= IDLE;</pre>
159
                      start <= 1'b0;
160
161
                      subRound <= 8'd0;</pre>
                      currRound <= 8'd0;</pre>
162
                      round_timer <= 12'd0;
163
                      high_score <= high_score;
164
                 end
165
166
            endcase
        end
167
168
        always_ff @(negedge clk) begin
    prev_state <= present_state;
    present_state <= next_state;</pre>
169
170
171
        end
172
173
174
        always_comb begin
  display7 <= 7'b1001000; //Highscore H</pre>
175
176
            display3 <= 7'b1111010; //Round r
177
178
179
        endmodule
180
```