University Of Engineering And Technology Taxila

Digital Logic Design Lab Project Report



Topic:

sequence detector to detects 0110 using JK flip flop

Submitted To:

Mam. Komal Munir Lab Engineer, EED, UET Taxila.

Submitted By:

Talha Ahmad	(18-EE-13)
Azib Farooq	(18-EE-43)
Zarqa Sana	(18-EE-61)

Table of content

Title page	pg#.01
Table of Content	pg#02
Abstract	pg#03
Theoretical background	pg#03
Procedure	pg#04
Conclusion	pg#08
References	80#gq

ABSTRACT:

We had compile a project on sequence detector that detects 0110. We can make this detector using D flip flop and T flip flop as well but here we are obliged to use JK flip flop only. We had solved this by using strategy of designing any sequential circuit.

THEORETICAL BACKGROUND:

A **sequence detector** is a sequential state machine which takes an input string of bits and generates an output 1 whenever the target sequence has been detected. In a Mealy machine, output depends on the present state and the external input (x). Hence in the diagram, the output is written outside the states, along with inputs.

Sequence detector is of two types:

- 1. Overlapping
- 2. Non-Overlapping

In an overlapping sequence detector the last bit of one sequence becomes the first bit of next sequence.

However, in non-overlapping sequence detector the last bit of one sequence does not become the first bit of next sequence. In this post, we'll discuss the design procedure for non-overlapping 101 Mealy sequence detector.

•

Examples:

For non overlapping case

Input:0110101011001

Output:0000100010000

For overlapping case

Input:0110101011001

Output:0000101010000


To design any sequential circuit following steps are followed:

- 1. Develop the state diagram
- 2. Make Present State/Next State table -
- 3. Draw K-maps for Ja,Ka,Jb,Kb and output (y) -
- 4. Finally implement the circuit –

PROCEDURE:

THEORETICAL IMPLEMENTATION:


STEP 1: STATE DIAGRAM




STEP 2: STATE TABLE:

PRESENT STATE		I/P	O/P	NEXT STATE		FLIP FLOP INPUTS			
Α	В	Х	Υ	A(T+1)	B(T+1)	Ja	Ka	Jb	Kb
0	0	0	0	0	1	0	Χ	1	Х
0	0	1	0	0	0	0	Х	0	Х
0	1	0	0	0	1	0	Χ	Х	0
0	1	1	0	1	0	1	Х	Х	1
1	0	0	0	0	1	Х	1	1	Х
1	0	1	0	1	1	Х	0	1	Х
1	1	0	1	0	1	Х	1	Х	0
1	1	1	0	0	0	Х	1	Х	0


STEP 3: STATE EQUATIONS:




Ja=Bx



Ka=x'+B



Jb=A+x'




Kb=A'x

Bx 00 01 11 10 Α 1 1

Y=ABx'

STEP 4:LOGIC DIAGRAM:



Step5: CODE

Conclusion:

From this project it is conclude that we

References:

1- https://www.youtube.com/watch?v=bdZ4dayl5mc

2- https://www.geeksforgeeks.org/

