



Advanced Configuration and Power Interface (ACPI) Specification

Release 6.6

UEFI Forum, Inc.

May 13, 2025

CONTENTS

1	Introduction	1
1.1	Principal Goals	1
1.1.1	Principle of Inclusive Terminology	2
1.2	Power Management Rationale	2
1.3	Legacy Support	3
1.4	OEM Implementation Strategy	4
1.5	Power and Sleep Buttons	4
1.6	ACPI Specification and the Structure of ACPI	4
1.7	OS and Platform Compliance	6
1.7.1	Platform Implementations of ACPI-defined Interfaces	6
1.7.1.1	Recommended Features and Interface Descriptions for Design Guides	6
1.7.1.2	Terminology Examples for Design Guides	8
1.7.2	OSPM Implementations	10
1.7.3	OS Requirements	11
1.8	Target Audience	12
1.9	Document Organization	12
1.9.1	ACPI Introduction and Overview	12
1.9.2	Programming Models	13
1.9.3	Implementation Details	13
1.9.4	Technical Reference	14
1.9.5	Revision Numbers	14
1.10	Related Documents	14
2	Definition of Terms	16
2.1	General ACPI Terminology	16
2.2	Global System State Definitions	24
2.3	Device Power State Definitions	25
2.3.1	Device Performance States	27
2.4	Sleeping and Soft-off State Definitions	27
2.5	Processor Power State Definitions	27
2.6	Device and Processor Performance State Definitions	28
3	ACPI Concepts	29
3.1	System Power Management	30
3.2	Power States	30
3.2.1	Power Button	31
3.2.2	Platform Power Management Characteristics	32
3.2.2.1	Mobile PC	32
3.2.2.2	Desktop PCs	32
3.2.2.3	Multiprocessor and Server PCs	32

3.3	Device Power Management	33
3.3.1	Device Power Management Model	33
3.3.2	Power Management Standards	34
3.3.3	Device Power States	34
3.3.4	Device Power State Definitions	34
3.4	Controlling Device Power	35
3.4.1	Getting Device Power Capabilities	35
3.4.2	Setting Device Power States	35
3.4.3	Getting Device Power Status	36
3.4.4	Waking the System	36
3.4.5	Example: Modem Device Power Management	37
3.4.5.1	Obtaining the Modem Capabilities	38
3.4.5.2	Setting the Modem Power State	38
3.4.5.3	Obtaining the Modem Power Status	39
3.4.5.4	Waking the System	39
3.5	Processor Power Management	39
3.6	Device and Processor Performance States	40
3.7	Configuration and “Plug and Play”	40
3.7.1	Device Configuration Example: Configuring the Modem	41
3.7.2	NUMA Nodes	41
3.8	System Events	41
3.9	Battery Management	42
3.9.1	Battery Communications	42
3.9.2	Battery Capacity	42
3.9.3	Battery Gas Gauge	42
3.9.4	Low Battery Levels	44
3.9.4.1	Emergency Shutdown	45
3.9.5	Battery Calibration	45
3.9.6	Battery Charge Limiting	46
3.10	Thermal Management Concepts	47
3.10.1	Active and Passive Cooling Modes	47
3.10.2	Performance vs. Energy Conservation	48
3.10.3	Acoustics (Noise)	48
3.10.4	Multiple Thermal Zones	48
3.11	Flexible Platform Architecture Support	48
3.11.1	Hardware-reduced ACPI	49
3.11.1.1	Interrupt-based Wake Events	49
3.11.2	Low-Power Idle	49
3.11.2.1	Low Power S0 Idle Capable Flag	49
3.11.3	Connection Resources	50
3.11.3.1	Supported Platforms	50
4	ACPI Hardware Specification	52
4.1	Hardware-Reduced ACPI	52
4.1.1	Hardware-Reduced Events	53
4.1.1.1	GPIO-Signaled Events or Interrupt Signaled Events	53
4.1.1.2	Interrupt-based Wake Events	53
4.2	Fixed Hardware Programming Model	53
4.3	Generic Hardware Programming Model	54
4.4	Diagram Legend	56
4.5	Register Bit Notation	56
4.6	The ACPI Hardware Model	57
4.6.1	Hardware Reserved Bits	60
4.6.2	Hardware Ignored Bits	60

4.6.3	Hardware Write-Only Bits	60
4.6.4	Cross Device Dependencies	61
4.6.4.1	Example 1: Related Device Interference	61
4.6.4.2	Example 2: Unrelated Device Interference	61
4.7	ACPI Hardware Features	61
4.8	ACPI Register Model	63
4.8.1	ACPI Register Summary	65
4.8.1.1	PM1 Event Registers	66
4.8.1.2	PM1 Control Registers	67
4.8.1.3	PM2 Control Register	67
4.8.1.4	PM Timer Register	67
4.8.1.5	Processor Control Block (P_BLK)	67
4.8.1.6	General-Purpose Event Registers	68
4.8.2	Fixed Hardware Features	68
4.8.2.1	Power Management Timer	68
4.8.2.2	Console Buttons	69
4.8.2.3	Sleeping/Wake Control	74
4.8.2.4	Real Time Clock Alarm	75
4.8.2.5	Legacy/ACPI Select and the SCI Interrupt	77
4.8.2.6	Processor Control	78
4.8.3	Fixed Hardware Registers	78
4.8.3.1	PM1 Event Grouping	78
4.8.3.2	PM1 Control Grouping	81
4.8.3.3	Power Management Timer (PM_TMR)	83
4.8.3.4	PM2 Control (PM2_CNT)	83
4.8.3.5	Processor Register Block (P_BLK)	84
4.8.3.6	Reset Register	86
4.8.3.7	Sleep Control and Status Registers	86
4.8.4	Generic Hardware Registers	87
4.8.4.1	General-Purpose Event Register Blocks	89
4.8.4.2	Example Generic Devices	91
5	ACPI Software Programming Model	95
5.1	Overview of the System Description Table Architecture	95
5.1.1	Address Space Translation	98
5.2	ACPI System Description Tables	98
5.2.1	Reserved Bits and Fields	99
5.2.1.1	Reserved Bits and Software Components	99
5.2.1.2	Reserved Values and Software Components	99
5.2.1.3	Reserved Hardware Bits and Software Components	99
5.2.1.4	Ignored Hardware Bits and Software Components	100
5.2.2	Compatibility	100
5.2.3	Address Format	100
5.2.3.1	Functional Fixed Hardware	100
5.2.3.2	Generic Address Structure	101
5.2.4	Universally Unique Identifiers (UUIDs)	103
5.2.5	Root System Description Pointer (RSDP)	103
5.2.5.1	Finding the RSDP on IA-PC Systems	103
5.2.5.2	Finding the RSDP on UEFI Enabled Systems	104
5.2.5.3	Root System Description Pointer (RSDP) Structure	104
5.2.6	System Description Table Header	105
5.2.7	Root System Description Table (RSDT)	109
5.2.8	Extended System Description Table (XSDT)	110
5.2.9	Fixed ACPI Description Table (FADT)	111

5.2.9.1	Preferred PM Profile System Types	124
5.2.9.2	System Type Attributes	125
5.2.9.3	IA-PC Boot Architecture Flags	125
5.2.9.4	ARM Architecture Boot Flags	126
5.2.10	Firmware ACPI Control Structure (FACS)	126
5.2.10.1	Global Lock	129
5.2.11	Definition Blocks	131
5.2.11.1	Differentiated System Description Table (DSDT)	131
5.2.11.2	Secondary System Description Table (SSDT)	132
5.2.11.3	Persistent System Description Table (PSDT)	133
5.2.12	Multiple APIC Description Table (MADT)	133
5.2.12.1	MADT Processor Local APIC / SAPIC Structure Entry Order	135
5.2.12.2	Processor Local APIC Structure	136
5.2.12.3	I/O APIC Structure	137
5.2.12.4	Platforms with APIC and Dual 8259 Support	137
5.2.12.5	Interrupt Source Override Structure	137
5.2.12.6	Non-Maskable Interrupt (NMI) Source Structure	139
5.2.12.7	Local APIC NMI Structure	139
5.2.12.8	Local APIC Address Override Structure	139
5.2.12.9	I/O SAPIC Structure	140
5.2.12.10	Local SAPIC Structure	140
5.2.12.11	Platform Interrupt Source Structure	141
5.2.12.12	Processor Local x2APIC Structure	142
5.2.12.13	Local x2APIC NMI Structure	143
5.2.12.14	GIC CPU Interface (GICC) Structure	144
5.2.12.15	GIC Distributor (GICD) Structure	146
5.2.12.16	GIC MSI Frame Structure	147
5.2.12.17	GIC Redistributor (GICR) Structure	148
5.2.12.18	GIC Interrupt Translation Service (ITS) Structure	149
5.2.12.19	Multiprocessor Wakeup Structure	150
5.2.12.20	Core Programmable Interrupt Controller (CORE PIC) Structure	152
5.2.12.21	Legacy I/O Programmable Interrupt Controller (LIO PIC) Structure	153
5.2.12.22	HyperTransport Programmable Interrupt Controller (HT PIC) Structure	153
5.2.12.23	Extend I/O Programmable Interrupt Controller (EIO PIC) Structure	154
5.2.12.24	MSI Programmable Interrupt Controller (MSI PIC) Structure	154
5.2.12.25	Bridge I/O Programmable Interrupt Controller (BIO PIC) Structure	155
5.2.12.26	LPC Programmable Interrupt Controller (LPC PIC) Structure	155
5.2.12.27	RISC-V Interrupt Controller (RINTC) Structure	156
5.2.12.28	RISC-V Incoming MSI Controller (IMSIC) Structure	157
5.2.12.29	RISC-V Advanced Platform Level Interrupt Controller (APLIC) Structure	158
5.2.12.30	RISC-V Platform Level Interrupt Controller (PLIC) Structure	159
5.2.13	Global System Interrupts	160
5.2.14	Smart Battery Table (SBST)	162
5.2.15	Embedded Controller Boot Resources Table (ECDT)	163
5.2.16	System Resource Affinity Table (SRAT)	165
5.2.16.1	Processor Local APIC/SAPIC Affinity Structure	166
5.2.16.2	Memory Affinity Structure	166
5.2.16.3	Processor Local x2APIC Affinity Structure	168
5.2.16.4	GICC Affinity Structure	169
5.2.16.5	GIC Interrupt Translation Service (ITS) Affinity Structure	170
5.2.16.6	Generic Initiator Affinity Structure	170
5.2.16.7	Generic Port Affinity Structure	171
5.2.16.8	RINTC Affinity Structure	172
5.2.17	System Locality Information Table (SLIT)	173

5.2.18	Corrected Platform Error Polling Table (CPEP)	174
5.2.18.1	Corrected Platform Error Polling Processor Structure	175
5.2.19	Maximum System Characteristics Table (MSCT)	176
5.2.19.1	Maximum Proximity Domain Information Structure	177
5.2.20	ACPI RAS Feature Table (RASf)	178
5.2.20.1	RASf PCC Sub Channel Identifier	179
5.2.20.2	Using PCC registers	179
5.2.20.3	RASf Communication Channel	179
5.2.20.4	Platform RAS Capabilities	180
5.2.20.5	Parameter Block	181
5.2.21	ACPI RAS2 Feature Table (RAS2)	182
5.2.21.1	Common Definitions	183
5.2.21.2	Memory RAS Features – Feature Type 0	185
5.2.22	Memory Power State Table (MPST)	194
5.2.22.1	MPST PCC Sub Channel	196
5.2.22.2	Memory Power State	199
5.2.22.3	Action Sequence	200
5.2.22.4	Memory Power Node	201
5.2.22.5	Memory Power State Structure	203
5.2.22.6	Memory Power State Characteristics structure	203
5.2.22.7	Autonomous Memory Power Management	205
5.2.22.8	Handling BIOS Reserved Memory	205
5.2.22.9	Interaction with NUMA processor and memory affinity tables	205
5.2.22.10	Interaction with Memory Hot Plug	205
5.2.22.11	OS Memory Allocation Considerations	206
5.2.22.12	Platform Memory Topology Table (PMTT)	207
5.2.23	Boot Graphics Resource Table (BGRT)	209
5.2.23.1	Version	211
5.2.23.2	Status	211
5.2.23.3	Image Type	211
5.2.23.4	Image Address	211
5.2.23.5	Image Offset	211
5.2.24	Firmware Performance Data Table (FPDT)	212
5.2.24.1	Performance Record Format	213
5.2.24.2	FPDT Performance Record Types	214
5.2.24.3	Performance Event Record Types	214
5.2.24.4	Host Firmware Boot Performance Table Pointer Record	215
5.2.24.5	S3 Performance Table Pointer Record	215
5.2.24.6	Microcontroller Boot Performance Table Pointer Record	215
5.2.24.7	Timestamp Delta Record	216
5.2.24.8	Host Firmware Boot Performance Table	216
5.2.24.9	Host Firmware Boot Performance Data Record	217
5.2.24.10	S3 Performance Table	217
5.2.24.11	Microcontroller Boot Performance Table (MBPT)	219
5.2.24.12	String Event Record	219
5.2.25	Generic Timer Description Table (GTDT)	220
5.2.25.1	GT Block Structure	222
5.2.25.2	Arm Generic Watchdog Structure	224
5.2.26	NVDIMM Firmware Interface Table (NFIT)	225
5.2.26.1	Overview	225
5.2.26.2	System Physical Address (SPA) Range Structure	228
5.2.26.3	NVDIMM Region Mapping Structure	230
5.2.26.4	Interleave Structure	233
5.2.26.5	SMBIOS Management Information Structure	234

5.2.26.6	NVDIMM Control Region Structure	234
5.2.26.7	NVDIMM Block Data Window Region Structure	237
5.2.26.8	Flush Hint Address Structure	238
5.2.26.9	Platform Capabilities Structure	238
5.2.26.10	NVDIMM Representation Format	239
5.2.27	Non HDAudio Link Table (NHLT)	240
5.2.27.1	Endpoint descriptor	241
5.2.27.2	Configuration space common	243
5.2.27.3	Device configuration space	243
5.2.27.4	Formats configuration space	245
5.2.27.5	Secondary device information	246
5.2.28	Secure Devices (SDEV) ACPI Table	247
5.2.28.1	Secure Device Structures	248
5.2.29	Heterogeneous Memory Attribute Table (HMAT)	252
5.2.29.1	HMAT Overview	252
5.2.29.2	Memory Side Cache Overview	253
5.2.29.3	Memory Proximity Domain Attributes Structure	253
5.2.29.4	System Locality Latency and Bandwidth Information Structure	254
5.2.29.5	Memory Side Cache Information Structure	258
5.2.30	Platform Debug Trigger Table (PDTT)	260
5.2.30.1	PDTT PCC Sub Channel	262
5.2.30.2	PDTT PCC Trigger Order	263
5.2.30.3	Example: OS Invoking Multiple Debug Triggers	264
5.2.31	Processor Properties Topology Table (PPTT)	266
5.2.31.1	Processor hierarchy node structure (Type 0)	266
5.2.31.2	Cache Type Structure - Type 1	270
5.2.32	Platform Health Assessment Table (PHAT)	273
5.2.32.1	Platform Health Assessment Record Format	273
5.2.32.2	Platform Health Assessment Record Type Format	274
5.2.32.3	Firmware Version Data Record Structure	274
5.2.32.4	Firmware Health Data Record Structure	275
5.2.32.5	Reset Reason Health Record	276
5.2.33	Virtual I/O Translation (VIOT) Table	281
5.2.33.1	Virtual I/O Translation (VIOT) Table Header	282
5.2.33.2	VIOT Node Structures	282
5.2.33.3	PCI Range Node Structure	283
5.2.33.4	Single MMIO Endpoint Node Structure	283
5.2.33.5	virtio-iommu based on virtio-pci Node Structure	284
5.2.33.6	virtio-iommu based on virtio-mmioNode Structure	284
5.2.34	Miscellaneous GUIDed Table Entries	284
5.2.35	CC Event Log ACPI Table	285
5.2.36	Storage Volume Key Location Table	286
5.2.37	RISC-V Hart Capabilities Table (RHCT)	287
5.2.38	ISA String Node Structure	288
5.2.38.1	CMO Node Structure	289
5.2.38.2	MMU Node Structure	290
5.2.39	Hart Info Node Structure	290
5.3	ACPI Namespace	291
5.3.1	Predefined Root Namespaces	292
5.3.2	Objects	293
5.4	Definition Block Encoding	293
5.4.1	AML Encoding	293
5.4.2	Definition Block Loading	295
5.5	Control Methods and the ACPI Source Language (ASL)	297

5.5.1	ASL Statements	298
5.5.2	Control Method Execution	298
5.5.2.1	Arguments	298
5.5.2.2	Method Calling Convention	299
5.5.2.3	Local Variables and Locally Created Data Objects	299
5.5.2.4	Access to Operation Regions	300
5.6	ACPI Event Programming Model	327
5.6.1	ACPI Event Programming Model Components	327
5.6.2	Types of ACPI Events	328
5.6.3	Fixed Event Handling	328
5.6.4	General-Purpose Event Handling	329
5.6.4.1	_Exx, _Lxx, and _Qxx Methods for GPE Processing	330
5.6.4.2	GPE Wake Events	332
5.6.4.3	General Purpose Events in Low-power S0 Idle	333
5.6.5	GPIO-signaled ACPI Events	333
5.6.5.1	Declaring GPIO Controller Devices	333
5.6.5.2	_AEI Object for GPIO-signaled Events	334
5.6.5.3	The Event (_EVT) Method for Handling GPIO-signaled Events	334
5.6.6	Device Object Notifications	335
5.6.7	Device Class-Specific Objects	341
5.6.8	Predefined ACPI Names for Objects, Methods, and Resources	343
5.6.9	Interrupt-signaled ACPI events	350
5.6.9.1	Declaring Generic Event Device	350
5.6.9.2	_CRS Object for Interrupt-signaled Events	350
5.6.9.3	The Event (_EVT) Method for Handling Interrupt-signaled Events	351
5.6.9.4	GED Wake Events	352
5.6.10	Managing a Wake Event Using Device _PRW Objects	353
5.7	Predefined Objects	353
5.7.1	_GL (Global Lock Mutex)	353
5.7.2	_OSI (Operating System Interfaces)	354
5.7.2.1	_OSI Examples	355
5.7.3	_OS (OS Name Object)	357
5.7.4	_REV (Revision Data Object)	357
5.7.5	_DLM (DeviceLock Mutex)	357
5.8	System Configuration Objects	359
5.8.1	_PIC Method	359
6	Device Configuration	360
6.1	Device Identification Objects	360
6.1.1	_ADR (Address)	361
6.1.2	_CID (Compatible ID)	362
6.1.3	_CLS (Class Code)	363
6.1.4	_DDN (DOS Device Name)	364
6.1.5	_HID (Hardware ID)	364
6.1.6	_HRV (Hardware Revision)	365
6.1.7	_MLS (Multiple Language String)	365
6.1.8	_PLD (Physical Location of Device)	366
6.1.9	_SUB (Subsystem ID)	374
6.1.10	_STR (String)	374
6.1.11	_SUN (Slot User Number)	374
6.1.12	_UID (Unique ID)	375
6.2	Device Configuration Objects	375
6.2.1	_CDM (Clock Domain)	376
6.2.2	_CRS (Current Resource Settings)	377

6.2.3	_DIS (Disable)	377
6.2.4	_DMA (Direct Memory Access)	377
6.2.5	_DSD (Device Specific Data)	379
6.2.6	_FIX (Fixed Register Resource Provider)	382
6.2.7	_GSB (Global System Interrupt Base)	383
6.2.8	_HPP (Hot Plug Parameters)	384
6.2.9	_HPX (Hot Plug Parameter Extensions)	387
6.2.10	_VDM (Voltage Domain)	388
6.2.10.1	PCI Setting Record (Type 0)	388
6.2.10.2	PCI-X Setting Record (Type 1)	389
6.2.10.3	PCI Express Setting Record (Type 2)	390
6.2.10.4	PCI Express Descriptor Setting Record (Type 3)	391
6.2.10.5	_HPX Example	398
6.2.11	_MAT (Multiple APIC Table Entry)	399
6.2.12	_OSC (Operating System Capabilities)	400
6.2.12.1	Rules for Evaluating _OSC	402
6.2.12.2	Platform-Wide OSPM Capabilities	403
6.2.12.3	Operating System Capabilities (_OSC) for USB	405
6.2.13	_PRS (Possible Resource Settings)	406
6.2.14	_PRT (PCI Routing Table)	407
6.2.14.1	Example: Using _PRT to Describe PCI IRQ Routing	408
6.2.15	_PXM (Proximity)	409
6.2.16	_SLI (System Locality Information)	409
6.2.17	_SRS (Set Resource Settings)	413
6.2.18	_CCA (Cache Coherency Attribute)	413
6.2.18.1	_CCA Example ASL:	414
6.2.19	_HMA (Heterogeneous Memory Attributes)	415
6.3	Device Insertion, Removal, and Status Objects	416
6.3.1	_EDL (Eject Device List)	417
6.3.2	_EJD (Ejection Dependent Device)	418
6.3.3	_EJx (Eject)	419
6.3.4	_LCK (Lock)	420
6.3.5	_OST (OSPM Status Indication)	420
6.3.5.1	Processing Sequence for Graceful Shutdown Request:	422
6.3.5.2	Processing Sequence for Error Disconnect Recover	425
6.3.6	_RMV (Remove)	425
6.3.7	_STA (Device Status)	426
6.4	Resource Data Types for ACPI	427
6.4.1	ASL Macros for Resource Descriptors	427
6.4.2	Small Resource Data Type	427
6.4.2.1	IRQ Descriptor	427
6.4.2.2	DMA Descriptor	429
6.4.2.3	Start Dependent Functions Descriptor	429
6.4.2.4	End Dependent Functions Descriptor	430
6.4.2.5	I/O Port Descriptor	431
6.4.2.6	Fixed Location I/O Port Descriptor	431
6.4.2.7	Fixed DMA Descriptor	432
6.4.2.8	Vendor-Defined Descriptor, Type 0	432
6.4.2.9	End Tag	433
6.4.3	Large Resource Data Type	433
6.4.3.1	24-Bit Memory Range Descriptor	434
6.4.3.2	Vendor-Defined Descriptor, Type 1	435
6.4.3.3	32-Bit Memory Range Descriptor	436
6.4.3.4	32-Bit Fixed Memory Range Descriptor	437

6.4.3.5	Address Space Resource Descriptors	438
6.4.3.6	Extended Interrupt Descriptor	452
6.4.3.7	Generic Register Descriptor	454
6.4.3.8	Connection Descriptors	455
6.4.3.9	Pin Function Descriptor	466
6.4.3.10	Pin Configuration Descriptor	468
6.4.3.11	Pin Group Descriptor	470
6.4.3.12	Pin Group Function Descriptor	471
6.4.3.13	Pin Group Configuration Descriptor	473
6.4.3.14	Clock Input Resource Descriptor	475
6.5	Other Objects and Control Methods	476
6.5.1	_INI (Init)	476
6.5.2	_DCK (Dock)	477
6.5.3	_BDN (BIOS Dock Name)	478
6.5.4	_REG (Region)	478
6.5.5	_BBN (Base Bus Number)	480
6.5.6	_SEG (Segment)	480
6.5.7	_GLK (Global Lock)	482
6.5.8	_DEP (Device Dependencies)	482
6.5.9	_FIT (Firmware Interface Table)	483
6.5.10	NVDIMM Label Methods	484
6.5.10.1	_LSI (Label Storage Information)	484
6.5.10.2	_LSR (Label Storage Read)	485
6.5.10.3	_LSW (Label Storage Write)	485
6.5.11	_CBR (CXL Host Bridge Register Info)	486
7	Power and Performance Management	488
7.1	Power Resource Objects and the Power Management Models	488
7.2	Declaring a Power Resource Object	490
7.2.1	Defined Methods for a Power Resource	491
7.2.2	_OFF	491
7.2.3	_ON	492
7.2.4	_STA (Power Resource Status)	492
7.2.5	Passive Power Resources	492
7.3	Device Power Management Objects	493
7.3.1	_DSW (Device Sleep Wake)	494
7.3.2	_PS0 (Power State 0)	495
7.3.3	_PS1 (Power State 1)	495
7.3.4	_PS2 (Power State 2)	495
7.3.5	_PS3 (Power State 3)	496
7.3.6	_PSC (Power State Current)	496
7.3.7	_PSE (Power State for Enumeration)	496
7.3.8	_PR0 (Power Resources for D0)	497
7.3.9	_PR1 (Power Resources for D1)	497
7.3.10	_PR2 (Power Resources for D2)	498
7.3.11	_PR3 (Power Resources for D3hot)	498
7.3.12	_PRE (Power Resources for Enumeration)	499
7.3.13	_PRW (Power Resources for Wake)	499
7.3.14	_PSW (Power State Wake)	501
7.3.15	_IRC (In Rush Current)	501
7.3.16	_S1D (S1 Device State)	502
7.3.17	_S2D (S2 Device State)	502
7.3.18	_S3D (S3 Device State)	503
7.3.19	_S4D (S4 Device State)	503

7.3.20	_S0W (S0 Device Wake State)	504
7.3.21	_S1W (S1 Device Wake State)	504
7.3.22	_S2W (S2 Device Wake State)	505
7.3.23	_S3W (S3 Device Wake State)	505
7.3.24	_S4W (S4 Device Wake State)	505
7.3.25	_RST (Device Reset)	506
7.3.26	_PRR (Power Resource for Reset)	506
7.3.27	_DSC (Deepest State for Configuration)	506
7.4	OEM-Supplied System-Level Control Methods	507
7.4.1	_PTS (Prepare To Sleep)	507
7.4.2	_Sx (System States)	508
7.4.2.1	System _S0 State (Working)	510
7.4.2.2	System _S1 State (Sleeping with Processor Context Maintained)	510
7.4.2.3	System _S2 State	511
7.4.2.4	System _S3 State	511
7.4.2.5	System _S4 State	512
7.4.2.6	System _S5 State (Soft Off)	512
7.4.3	_SWS (System Wake Source)	512
7.4.4	_TTS (Transition To State)	513
7.4.5	_WAK (System Wake)	514
7.5	OSPM usage of _PTS, _TTS, and _WAK	515
8	Processor Configuration and Control	516
8.1	Processor Power States	516
8.1.1	Processor Power State C0	518
8.1.2	Processor Power State C1	519
8.1.3	Processor Power State C2	520
8.1.4	Processor Power State C3	521
8.1.5	Additional Processor Power States	521
8.2	Flushing Caches	522
8.3	Power, Performance, and Throttling State Dependencies	522
8.4	Declaring Processors	523
8.4.1	Processor Power State Control	524
8.4.1.1	_CST (C States)	524
8.4.1.2	_CSD (C-State Dependency)	526
8.4.2	Processor Hierarchy	528
8.4.2.1	Processor Container Device	530
8.4.3	Lower Power Idle States	531
8.4.3.1	Hierarchical Idle States	531
8.4.3.2	Idle State Coordination	532
8.4.3.3	_LPI (Low Power Idle States)	538
8.4.3.4	_RDI (Resource Dependencies for Idle)	550
8.4.3.5	Compatibility	553
8.4.4	Processor Throttling Controls	553
8.4.4.1	_PTC (Processor Throttling Control)	554
8.4.4.2	_TSS (Throttling Supported States)	555
8.4.4.3	_TPC (Throttling Present Capabilities)	556
8.4.4.4	_TSD (T-State Dependency)	557
8.4.4.5	_TDL (T-state Depth Limit)	560
8.4.5	Processor Performance Control	561
8.4.5.1	_PCT (Performance Control)	561
8.4.5.2	_PSS (Performance Supported States)	562
8.4.5.3	_PPC (Performance Present Capabilities)	563
8.4.5.4	Processor Performance Control Example	564

8.4.5.5	_PSD (P-State Dependency)	565
8.4.5.6	_PDL (P-state Depth Limit)	567
8.4.6	Collaborative Processor Performance Control	568
8.4.6.1	_CPC (Continuous Performance Control)	569
8.4.7	_PPE (Polling for Platform Errors)	588
8.5	Processor Aggregator Device	588
8.5.1	Logical Processor Idling	589
8.5.1.1	_PUR (Processor Utilization Request)	589
8.5.2	OSPM _OST Evaluation	589
9	ACPI-Defined Devices and Device-Specific Objects	591
9.1	Device Object Name Collision	591
9.1.1	_DSM (Device Specific Method)	591
9.2	_SI System Indicators	594
9.2.1	_SST (System Status)	594
9.2.2	_MSG (Message)	595
9.2.3	_BLT (Battery Level Threshold)	595
9.3	Ambient Light Sensor Device	595
9.3.1	Overview	596
9.3.2	_ALI (Ambient Light Illuminance)	596
9.3.3	_ALT (Ambient Light Temperature)	597
9.3.4	_ALC (Ambient Light Color Chromaticity)	597
9.3.5	_ALR (Ambient Light Response)	598
9.3.6	_ALP (Ambient Light Polling)	601
9.3.7	Ambient Light Sensor Events	601
9.3.8	Relationship to Backlight Control Methods	602
9.4	Control Method Lid Device	602
9.4.1	_LID	602
9.5	Control Method Power and Sleep Button Devices	603
9.6	Generic Container Device	603
9.7	ATA Controller Devices	603
9.7.1	Objects for Both ATA and SATA Controllers	604
9.7.1.1	_GTF (Get Task File)	604
9.7.2	IDE Controller Device	605
9.7.2.1	IDE Controller-specific Objects	606
9.7.3	Serial ATA (SATA) Controller Device	608
9.7.3.1	Definitions	608
9.7.3.2	Overview	608
9.7.3.3	SATA controller-specific control methods	609
9.8	Floppy Controller Device Objects	609
9.8.1	_FDE (Floppy Disk Enumerate)	609
9.8.2	_FDI (Floppy Disk Information)	610
9.8.3	_FDM (Floppy Disk Drive Mode)	611
9.9	GPE Block Device	611
9.9.1	Matching Control Methods for Events in a GPE Block Device	612
9.10	Module Device	613
9.11	Memory Devices	616
9.11.1	Hot-plug Indication	616
9.11.2	Address Decoding	616
9.11.3	Hot-pluggable Memory Description Illustrated	617
9.11.4	Memory Bandwidth Monitoring and Reporting	617
9.11.4.1	_MBM (Memory Bandwidth Monitoring Data)	617
9.11.4.2	_MSM (Memory Set Monitoring)	618
9.11.5	_OSC Definition for Memory Device	619

9.11.6	Example: Memory Device	620
9.12	_UPC (USB Port Capabilities)	620
9.12.1	USB 2.0 Host Controllers and _UPC and _PLD	625
9.12.2	SuperSpeed USB Port and Connector Mapping	627
9.12.3	USB4 Port and USB-C Connector Mapping	627
9.13	_PDO (USB Power Data Object)	631
9.14	PC/AT RTC/CMOS Devices	632
9.14.1	PC/AT-compatible RTC/CMOS Devices (PNP0B00)	633
9.14.2	Intel PIIX4-compatible RTC/CMOS Devices (PNP0B01)	633
9.14.3	Dallas Semiconductor-compatible RTC/CMOS Devices (PNP0B02)	634
9.15	User Presence Detection Device	634
9.15.1	_UPD (User Presence Detect)	635
9.15.2	_UPP (User Presence Polling)	635
9.15.3	User Presence Sensor Events	636
9.16	I/O APIC Device	636
9.17	Time and Alarm Device	636
9.17.1	Overview	637
9.17.2	_GCP (Get Capability)	640
9.17.3	_GRT (Get Real Time)	641
9.17.4	_SRT (Set Real Time)	641
9.17.5	_GWS (Get Wake alarm status)	642
9.17.6	_CWS (Clear Wake alarm status)	643
9.17.7	_STP (Set Expired Timer Wake Policy)	643
9.17.8	_STV (Set Timer Value)	644
9.17.9	_TIP (Expired Timer Wake Policy)	644
9.17.10	_TIV (Timer Values)	644
9.17.11	ACPI Wakeup Alarm Events	645
9.17.12	Relationship to Real Time Clock Alarm	645
9.17.13	Time and Alarm device as a replacement to the RTC	645
9.17.14	Relationship to UEFI time source	645
9.17.15	Example ASL code	645
9.18	Generic Buttons Device	649
9.18.1	Button Interrupts	650
9.18.2	Button Usages and Collections	650
9.18.3	Generic Buttons Device Example	651
9.19	NVDIMM Devices	653
9.19.1	Overview	653
9.19.2	NVDIMM Root Device	653
9.19.3	NVDIMM Device	653
9.19.4	Example	654
9.19.5	Loading NVDIMM drivers	654
9.19.6	Hot Plug Support	655
9.19.7	NVDIMM Root Device _DSMs	656
9.19.7.1	Input Parameters:	656
9.19.7.2	Address Range Scrubbing (ARS) Overview	657
9.19.7.3	Address Range Scrub (ARS) Error Injection Overview	658
9.19.7.4	Function Index 1 - Query ARS Capabilities	659
9.19.7.5	Function Index 2 - Start ARS	661
9.19.7.6	Function Index 3 - Query ARS Status	662
9.19.7.7	Function Index 4 - Clear Uncorrectable Error	664
9.19.7.8	Function Index 5 - Translate SPA	665
9.19.7.9	Function Index 7 - ARS Error Inject	667
9.19.7.10	Function Index 8 - ARS Error Inject Clear	668
9.19.7.11	Function Index 9 - ARS Error Inject Status Query	669

9.19.7.12	Function Index 0xA - Query ARS Error Inject Capabilities	670
9.19.8	NVDIMM Device Methods	671
9.19.8.1	_NCH (Get NVDIMM Current Health Information)	672
9.19.8.2	_NBS (Get NVDIMM Boot Status)	674
9.19.8.3	_NIC (Get NVDIMM Health Error Injection Capabilities)	674
9.19.8.4	_NIH (NVDIMM Inject/Clear Health Errors)	675
9.19.8.5	_NIG (Get NVDIMM Inject Health Error Status)	678
9.20	Firmware Inventory Device	679
9.20.1	_DSM (Get Firmware Inventory)	679
10	Power Source and Power Meter Devices	682
10.1	Smart Battery Subsystems	682
10.1.1	ACPI Smart Battery Status Change Notification Requirements	684
10.1.1.1	Smart Battery Charger	684
10.1.1.2	Smart Battery Charger with optional System Manager or Selector	685
10.1.1.3	Smart Battery System Manager	685
10.1.1.4	Smart Battery Selector	685
10.1.2	Smart Battery Objects	685
10.1.3	_SBS (Smart Battery Subsystem)	686
10.1.3.1	Example: Single Smart Battery Subsystem	686
10.1.3.2	Multiple Smart Battery Subsystem: Example	687
10.2	Control Method Batteries	689
10.2.1	Battery Events	689
10.2.2	Battery Control Methods	690
10.2.2.1	_BCT (Battery Charge Time)	691
10.2.2.2	_BIF (Battery Information)	691
10.2.2.3	_BIX (Battery Information Extended)	693
10.2.2.4	_BMA (Battery Measurement Averaging Interval)	696
10.2.2.5	_BMC (Battery Maintenance Control)	697
10.2.2.6	_BMD (Battery Maintenance Data)	698
10.2.2.7	_BMS (Battery Measurement Sampling Time)	701
10.2.2.8	_BPC (Battery Power Characteristics)	701
10.2.2.9	_BPS (Battery Power State)	702
10.2.2.10	_BPT (Battery Power Threshold)	703
10.2.2.11	_BST (Battery Status)	704
10.2.2.12	_BTH (Battery Throttle Limit)	706
10.2.2.13	_BTM (Battery Time)	707
10.2.2.14	_BTP (Battery Trip Point)	707
10.2.2.15	_OSC Definition for Control Method Battery	708
10.3	AC Adapters and Power Source Objects	708
10.3.1	_PSR (Power Source)	709
10.3.2	_PCL (Power Consumer List)	709
10.3.3	_PIF (Power Source Information)	709
10.3.4	_PRL (Power Source Redundancy List)	710
10.3.5	_PCS (Power Source Current Status)	711
10.3.6	_PST (Power Status Threshold)	711
10.4	Power Meters	712
10.4.1	_PMC (Power Meter Capabilities)	712
10.4.2	_PTP (Power Trip Points)	714
10.4.3	_PMM (Power Meter Measurement)	715
10.4.4	_PAI (Power Averaging Interval)	715
10.4.5	_GAI (Get Averaging Interval)	715
10.4.6	_SHL (Set Hardware Limit)	716
10.4.7	_GHL (Get Hardware Limit)	716

10.4.8	_PMD (Power Metered Devices)	716
10.5	Wireless Power Controllers	717
10.5.1	Wireless Power Calibration Device	718
10.5.2	Wireless Power Calibration (_WPC)	718
10.5.3	Wireless Power Polling (_WPP)	718
10.6	Wireless Power Calibration Event	718
10.7	Example: Power Source and Power Meter Namespace	719
11	Thermal Management	720
11.1	Thermal Control	720
11.1.1	Active, Passive, and Critical Policies	721
11.1.2	Dynamically Changing Cooling Temperature Trip Points	722
11.1.2.1	OSPM Change of Cooling Policy	722
11.1.2.2	Resetting Cooling Temperatures to Adjust to Bay Device Insertion or Removal	723
11.1.2.3	Resetting Cooling Temperatures to Implement Hysteresis	723
11.1.3	Detecting Temperature Changes	723
11.1.3.1	Temperature Change Notifications	724
11.1.3.2	Polling	725
11.1.4	Active Cooling	725
11.1.5	Passive Cooling	725
11.1.5.1	Processor Clock Throttling	726
11.1.6	Critical Shutdown	727
11.2	Cooling Preferences	728
11.2.1	Evaluating Thermal Device Lists	729
11.2.2	Evaluating Device Thermal Relationship Information	729
11.2.3	Fan Device Notifications	730
11.3	Fan Device	730
11.3.1	Fan Objects	730
11.3.1.1	_FIF (Fan Information)	730
11.3.1.2	_FPS (Fan Performance States)	731
11.3.1.3	_FSL (Fan Set Level)	733
11.3.1.4	_FST (Fan Status)	733
11.4	Thermal Objects	734
11.4.1	_ACx (Active Cooling)	735
11.4.2	_ALx (Active List)	735
11.4.3	_ART (Active Cooling Relationship Table)	736
11.4.4	_CRT (Critical Temperature)	738
11.4.5	_CR3 (Warm/Standby Temperature)	738
11.4.6	_DTI (Device Temperature Indication)	739
11.4.7	_HOT (Hot Temperature)	739
11.4.8	_MTL (Minimum Throttle Limit)	739
11.4.9	_NTT (Notification Temperature Threshold)	740
11.4.10	_PSL (Passive List)	740
11.4.11	_PSV (Passive)	740
11.4.12	_RTV (Relative Temperature Values)	741
11.4.13	_SCP (Set Cooling Policy)	741
11.4.14	_STR (String)	744
11.4.15	_TC1 (Thermal Constant 1)	745
11.4.16	_TC2 (Thermal Constant 2)	745
11.4.17	_TFP (Thermal fast Sampling Period)	745
11.4.18	_TMP (Temperature)	746
11.4.19	_TPT (Trip Point Temperature)	746
11.4.20	_TRT (Thermal Relationship Table)	746
11.4.21	_TSN (Thermal Sensor Device)	747

11.4.22	_TSP (Thermal Sampling Period)	747
11.4.23	_TST (Temperature Sensor Threshold)	748
11.4.24	_TZD (Thermal Zone Devices)	748
11.4.25	_TZM (Thermal Zone Member)	749
11.4.26	_TZP (Thermal Zone Polling)	749
11.5	Native OS Device Driver Thermal Interfaces	749
11.6	Thermal Zone Interface Requirements	750
11.7	Thermal Zone Examples	750
11.7.1	Example: The Basic Thermal Zone	750
11.7.2	Example: Multiple-Speed Fans	752
11.7.3	Example: Thermal Zone with Multiple Devices	754
12	ACPI Embedded Controller Interface Specification	760
12.1	Embedded Controller Interface Description	761
12.2	Embedded Controller Register Descriptions	763
12.2.1	Embedded Controller Status, EC_SC (R)	764
12.2.2	Embedded Controller Command, EC_SC (W)	765
12.2.3	Embedded Controller Data, EC_DATA (R/W)	765
12.3	Embedded Controller Command Set	765
12.3.1	Read Embedded Controller, RD_EC (0x80)	765
12.3.2	Write Embedded Controller, WR_EC (0x81)	765
12.3.3	Burst Enable Embedded Controller, BE_EC (0x82)	766
12.3.4	Burst Disable Embedded Controller, BD_EC (0x83)	766
12.3.5	Query Embedded Controller, QR_EC (0x84)	766
12.4	SMBus Host Controller Notification Header (Optional), OS_SMB_EVT	767
12.5	Embedded Controller Firmware	767
12.6	Interrupt Model	767
12.6.1	Event Interrupt Model	768
12.6.2	Command Interrupt Model	768
12.7	Embedded Controller Interfacing Algorithms	769
12.8	Embedded Controller Description Information	769
12.9	SMBus Host Controller Interface via Embedded Controller	770
12.9.1	Register Description	770
12.9.1.1	Status Register, SMB_STS	770
12.9.1.2	Protocol Register, SMB_PRTCL	771
12.9.1.3	Address Register, SMB_ADDR	772
12.9.1.4	Command Register, SMB_CMD	773
12.9.1.5	Data Register Array, SMB_DATA[i], i=0-31	773
12.9.1.6	Block Count Register, SMB_BCNT	773
12.9.1.7	Alarm Address Register, SMB_ALRM_ADDR	773
12.9.1.8	Alarm Data Registers, SMB_ALRM_DATA[0], SMB_ALRM_DATA[1]	774
12.9.2	Protocol Description	774
12.9.2.1	Write Quick	774
12.9.2.2	Read Quick	775
12.9.2.3	Send Byte	775
12.9.2.4	Receive Byte	775
12.9.2.5	Write Byte	776
12.9.2.6	Read Byte	776
12.9.2.7	Write Word	776
12.9.2.8	Read Word	777
12.9.2.9	Write Block	777
12.9.2.10	Read Block	777
12.9.2.11	Process Call	778
12.9.2.12	Block Write-Block Read Process Call	778

12.9.2.13 SMBus Register Set	779
12.10 SMBus Devices	780
12.10.1 SMBus Device Access Restrictions	780
12.10.2 SMBus Device Command Access Restriction	780
12.11 Defining an Embedded Controller Device in ACPI Namespace	780
12.11.1 Example: EC Definition ASL Code	783
12.12 Defining an EC SMBus Host Controller in ACPI Namespace	783
12.12.1 Example: EC SMBus Host Controller ASL-Code	784
13 ACPI System Management Bus Interface Specification	785
13.1 SMBus Overview	785
13.1.1 SMBus Slave Addresses	785
13.1.2 SMBus Protocols	786
13.1.3 SMBus Status Codes	786
13.1.4 SMBus Command Values	787
13.2 Accessing the SMBus from ASL Code	787
13.2.1 Declaring SMBus Host Controller Objects	787
13.2.2 Declaring SMBus Devices	788
13.2.3 Declaring SMBus Operation Regions	788
13.2.4 Declaring SMBus Fields	789
13.2.5 Declaring and Using an SMBus Data Buffer	791
13.3 Using the SMBus Protocols	792
13.3.1 Read/Write Quick (SMBQuick)	793
13.3.2 Send/Receive Byte (SMBSendReceive)	793
13.3.3 Read/Write Byte (SMBByte)	794
13.3.4 Read/Write Word (SMBWord)	795
13.3.5 Read/Write Block (SMBBlock)	795
13.3.6 Word Process Call (SMBProcessCall)	796
13.3.7 Block Process Call (SMBBlockProcessCall)	797
14 Platform Communications Channel (PCC)	798
14.1 Platform Communications Channel Table	798
14.1.1 Platform Communications Channel Global Flags	799
14.1.2 Platform Communications Channel Subspace Structures	799
14.1.3 Generic Communications Subspace Structure (type 0)	800
14.1.4 HW-Reduced Communications Subspace Structure (type 1)	800
14.1.5 HW-Reduced Communications Subspace Structure (type 2)	802
14.1.6 Extended PCC subspaces (types 3 and 4)	803
14.1.7 HW Registers based Communications Subspace Structure (Type 5)	806
14.2 Generic Communications Channel Shared Memory Region	807
14.2.1 Generic Communications Channel Command Field	807
14.2.2 Generic Communications Channel Status Field	808
14.3 Extended PCC Subspace Shared Memory Region	808
14.4 Reduced PCC Subspace Shared Memory Region	809
14.5 Doorbell Protocol	810
14.6 Platform Notification	812
14.6.1 Platform Notification for Subspace Types 0, 1, and 2	812
14.6.2 Platform Notification for Responder PCC subspaces (type 4)	812
14.7 Referencing the PCC address space	814
15 System Address Map Interfaces	815
15.1 INT 15H, E820H - Query System Address Map	817
15.2 E820 Assumptions and Limitations	818
15.3 UEFI GetMemoryMap() Boot Services Function	819

15.4	UEFI Assumptions and Limitations	820
15.5	Example Address Map	821
15.6	Example: Operating System Usage	822
16	Waking and Sleeping	823
16.1	Sleeping States	824
16.1.1	S1 Sleeping State	826
16.1.1.1	Example 1: S1 Sleeping State Implementation	827
16.1.1.2	Example 2: S1 Sleeping State Implementation	827
16.1.2	S2 Sleeping State	827
16.1.2.1	Example: S2 Sleeping State Implementation	827
16.1.3	S3 Sleeping State	828
16.1.3.1	Example: S3 Sleeping State Implementation	828
16.1.4	S4 Sleeping State	829
16.1.4.1	Operating System-Initiated S4 Transition	829
16.1.4.2	The S4BIOS Transition	829
16.1.5	S5 Soft Off State	830
16.1.6	Transitioning from the Working to the Sleeping State	830
16.1.7	Transitioning from the Working to the Soft Off State	831
16.2	Flushing Caches	832
16.3	Initialization	832
16.3.1	Placing the System in ACPI Mode	834
16.3.2	Platform Boot Firmware Initialization of Memory	835
16.3.3	OS Loading	838
16.3.4	Exiting ACPI Mode	838
17	Non-Uniform Memory Access (NUMA) Architecture Platforms	840
17.1	NUMA Node	840
17.2	System Locality	841
17.2.1	System Resource Affinity Table Definition	841
17.2.2	System Resource Affinity Update	841
17.3	System Locality Distance Information	841
17.3.1	Online Hot Plug	842
17.3.2	Impact to Existing Localities	842
17.4	Heterogeneous Memory Attributes Information	842
17.4.1	Online Hot Plug	843
17.4.2	Impact to Existing Localities	843
18	ACPI Platform Error Interfaces (APEI)	844
18.1	Hardware Errors and Error Sources	844
18.2	Relationship between OSPM and System Firmware	845
18.3	Error Source Discovery	845
18.3.1	Boot Error Source	845
18.3.2	ACPI Error Source	846
18.3.2.1	IA-32 Architecture Machine Check Exception	847
18.3.2.2	IA-32 Architecture Corrected Machine Check	849
18.3.2.3	IA-32 Architecture Non-Maskable Interrupt	850
18.3.2.4	PCI Express Root Port AER Structure	850
18.3.2.5	PCI Express Device AER Structure	852
18.3.2.6	PCI Express/PCI-X Bridge AER Structure	854
18.3.2.7	Generic Hardware Error Source	855
18.3.2.8	Generic Hardware Error Source version 2 (GHESv2 - Type 10)	860
18.3.2.9	Hardware Error Notification	862
18.3.2.10	IA-32 Architecture Deferred Machine Check	863

18.3.2.11	Error Source Structure Header (Type 12 Onward)	864
18.4	Firmware First Error Handling	864
18.4.1	Example: Firmware First Handling Using NMI Notification	865
18.5	Error Serialization	865
18.5.1	Serialization Action Table	866
18.5.1.1	Serialization Actions	867
18.5.1.2	Serialization Instruction Entries	869
18.5.1.3	Error Record Serialization Information	872
18.5.2	Operations	872
18.5.2.1	Writing	872
18.5.2.2	Reading	873
18.5.2.3	Clearing	874
18.5.2.4	Usage	875
18.6	Error Injection	876
18.6.1	Error Injection Table (EINJ)	876
18.6.2	Injection Instruction Entries	878
18.6.3	Injection Instructions	879
18.6.4	Error Types	880
18.6.4.1	EINJv2 Error Types	883
18.6.5	Trigger Action Table	885
18.6.6	Error Injection Operation	886
18.7	GHES_ASSIST Error Reporting	888
18.7.1	GHES_ASSIST on Machine Check Architecture	888
19	ACPI Source Language (ASL) Reference	889
19.1	ASL 2.0 Symbolic Operators and Expressions	889
19.2	ASL Language Grammar	891
19.2.1	ASL Grammar Notation	891
19.2.2	ASL Name and Pathname Terms	892
19.2.3	ASL Root and Secondary Terms	893
19.2.4	ASL Data and Constant Terms	895
19.2.5	ASL Opcode Terms	897
19.2.6	ASL Primary (Terminal) Terms	898
19.2.7	ASL Parameter Keyword Terms	915
19.2.8	ASL Resource Template Terms	918
19.3	ASL Concepts	928
19.3.1	ASL Names	928
19.3.1.1	_T_x Reserved Object Names	928
19.3.2	ASL Literal Constants	928
19.3.2.1	Integers	929
19.3.2.2	Strings	929
19.3.3	ASL Resource Templates	930
19.3.4	ASL Macros	931
19.3.5	ASL Data Types	933
19.3.5.1	Data Type Conversion Overview	934
19.3.5.2	Explicit Data Type Conversions	934
19.3.5.3	Implicit Data Type Conversions	935
19.3.5.4	Implicit Source Operand Conversion	935
19.3.5.5	Implicit Result Object Conversion	936
19.3.5.6	Data Types and Type Conversions	936
19.3.5.7	Data Type Conversion Rules	937
19.3.5.8	Rules for Storing and Copying Objects	940
19.4	ASL Operators Summary	943
19.5	ASL Operator Summary by Type	946

19.6	ASL Operator Reference	950
19.6.1	AccessAs (Change Field Unit Access)	951
19.6.2	Acquire (Acquire a Mutex)	952
19.6.3	Add (Integer Add)	952
19.6.4	Alias (Declare Name Alias)	952
19.6.5	And (Integer Bitwise And)	953
19.6.6	Argx (Method Argument Data Objects)	953
19.6.7	BankField (Declare Bank/Data Field)	953
19.6.8	Break (Break from While)	954
19.6.9	BreakPoint (Execution Break Point)	955
19.6.10	Buffer (Declare Buffer Object)	955
19.6.11	Case (Expression for Conditional Execution)	956
19.6.12	Concatenate (Concatenate Data)	956
19.6.13	ConcatenateResTemplate (Concatenate Resource Templates)	958
19.6.14	CondRefOf (Create Object Reference Conditionally)	958
19.6.15	Connection (Declare Field Connection Attributes)	958
19.6.16	Continue (Continue Innermost Enclosing While)	959
19.6.17	CopyObject (Copy and Store Object)	959
19.6.18	CreateBitField (Create 1-Bit Buffer Field)	960
19.6.19	CreateByteField (Create 8-Bit Buffer Field)	960
19.6.20	CreateDWordField (Create 32-Bit Buffer Field)	960
19.6.21	CreateField (Create Arbitrary Length Buffer Field)	961
19.6.22	CreateQWordField (Create 64-Bit Buffer Field)	961
19.6.23	CreateWordField (Create 16-Bit Buffer Field)	961
19.6.24	CSI2Bus (CSI-2 Serial Bus Connection Resource Descriptor Macro)	961
19.6.25	DataTableRegion (Create Data Table Operation Region)	962
19.6.26	Debug (Debugger Output)	963
19.6.27	Decrement (Integer Decrement)	963
19.6.28	Default (Default Execution Path in Switch)	963
19.6.29	DefinitionBlock (Declare Definition Block)	964
19.6.30	DerefOf (Dereference an Object Reference)	964
19.6.31	Device (Declare Device Package)	965
19.6.32	Divide (Integer Divide)	966
19.6.33	DMA (DMA Resource Descriptor Macro)	966
19.6.34	DWordIO (DWord IO Resource Descriptor Macro)	967
19.6.35	DWordMemory (DWord Memory Resource Descriptor Macro)	968
19.6.36	DWordPCC (DWordPCC Resource Descriptor Macro)	970
19.6.37	DWordSpace (DWord Space Resource Descriptor Macro)	971
19.6.38	EISAID (EISA ID String To Integer Conversion Macro)	972
19.6.39	Else (Alternate Execution)	972
19.6.40	ElseIf (Alternate/Conditional Execution)	973
19.6.41	EndDependentFn (End Dependent Function Resource Descriptor Macro)	974
19.6.42	Event (Declare Event Synchronization Object)	974
19.6.43	ExtendedIO (Extended IO Resource Descriptor Macro)	974
19.6.44	ExtendedMemory (Extended Memory Resource Descriptor Macro)	976
19.6.45	ExtendedSpace (Extended Address Space Resource Descriptor Macro)	977
19.6.46	External (Declare External Objects)	978
19.6.47	Fatal (Fatal Error Check)	979
19.6.48	Field (Declare Field Objects)	979
19.6.49	FindSetLeftBit (Find First Set Left Bit)	981
19.6.50	FindSetRightBit (Find First Set Right Bit)	982
19.6.51	FixedDMA (DMA Resource Descriptor Macro)	982
19.6.52	FixedIO (Fixed IO Resource Descriptor Macro)	982
19.6.53	For (Conditional Loop)	983

19.6.54	Fprintf (Create and Store formatted string)	984
19.6.55	FromBCD (Convert BCD To Integer)	984
19.6.56	Function (Declare Control Method)	985
19.6.57	GpioInt (GPIO Interrupt Connection Resource Descriptor Macro)	986
19.6.58	GpioIo (GPIO Connection IO Resource Descriptor Macro)	987
19.6.59	I2CSerialBusV2 (I2C Serial Bus Connection Resource Descriptor (Version 2) Macro)	988
19.6.60	If (Conditional Execution)	988
19.6.61	Include (Include Additional ASL File)	989
19.6.62	Increment (Integer Increment)	989
19.6.63	Index (Indexed Reference To Member Object)	990
19.6.63.1	Index with Packages	990
19.6.63.2	Index with Buffers	991
19.6.63.3	Index with Strings	991
19.6.64	IndexField (Declare Index/Data Fields)	992
19.6.65	Interrupt (Interrupt Resource Descriptor Macro)	993
19.6.66	IO (IO Resource Descriptor Macro)	995
19.6.67	IRQ (Interrupt Resource Descriptor Macro)	995
19.6.68	IRQNoFlags (Interrupt Resource Descriptor Macro)	996
19.6.69	LAnd (Logical And)	996
19.6.70	LEqual (Logical Equal)	997
19.6.71	LGreater (Logical Greater)	997
19.6.72	LGreaterEqual (Logical Greater Than Or Equal)	997
19.6.73	LLess (Logical Less)	998
19.6.74	LLessEqual (Logical Less Than Or Equal)	998
19.6.75	LNot (Logical Not)	998
19.6.76	LNotEqual (Logical Not Equal)	999
19.6.77	Load (Load Definition Block)	999
19.6.78	LoadTable (Load Definition Block From XSDT)	1000
19.6.79	LocalX (Method Local Data Objects)	1000
19.6.80	LOr (Logical Or)	1001
19.6.81	Match (Find Object Match)	1001
19.6.82	Memory24 (Memory Resource Descriptor Macro)	1002
19.6.83	Memory32 (Memory Resource Descriptor Macro)	1003
19.6.84	Memory32Fixed (Memory Resource Descriptor Macro)	1003
19.6.85	Method (Declare Control Method)	1004
19.6.86	Mid (Extract Portion of Buffer or String)	1006
19.6.87	Mod (Integer Modulo)	1006
19.6.88	Multiply (Integer Multiply)	1006
19.6.89	Mutex (Declare Synchronization/Mutex Object)	1007
19.6.90	Name (Declare Named Object)	1007
19.6.91	NAnd (Integer Bitwise Nand)	1008
19.6.92	NoOp Code (No Operation)	1008
19.6.93	NOr (Integer Bitwise Nor)	1008
19.6.94	Not (Integer Bitwise Not)	1008
19.6.95	Notify (Notify Object of Event)	1009
19.6.96	Offset (Change Current Field Unit Offset)	1009
19.6.97	ObjectType (Get Object Type)	1009
19.6.98	One (Constant One Integer)	1010
19.6.99	Ones (Constant Ones Integer)	1010
19.6.100	OperationRegion (Declare Operation Region)	1011
19.6.101	Or (Integer Bitwise Or)	1012
19.6.102	Package (Declare Package Object)	1012
19.6.103	PinConfig (Pin Configuration Descriptor Macro)	1014
19.6.104	PinFunction (Pin Function Descriptor Macro)	1017

19.6.105PinGroup (Pin Group Descriptor Macro)	1020
19.6.106PinGroupConfig (Pin Group Configuration Descriptor Macro)	1020
19.6.107PinGroupFunction (Pin Group Function Configuration Descriptor Macro)	1024
19.6.108PowerResource (Declare Power Resource)	1025
19.6.109Printf (Create and Store formatted string)	1025
19.6.110QWordIO (QWord IO Resource Descriptor Macro)	1026
19.6.111QWordMemory (QWord Memory Resource Descriptor Macro)	1027
19.6.112QWordPCC (QWordPCC Resource Descriptor Macro)	1029
19.6.113QWordSpace (QWord Space Resource Descriptor Macro)	1030
19.6.114RawDataBuffer (Raw Data Buffer)	1031
19.6.115RefOf (Create Object Reference)	1031
19.6.116Register (Generic Register Resource Descriptor Macro)	1032
19.6.117Release (Release a Mutex Synchronization Object)	1033
19.6.118Reset (Reset an Event Synchronization Object)	1033
19.6.119ResourceTemplate (Resource To Buffer Conversion Macro)	1033
19.6.120Return (Return from Method Execution)	1034
19.6.121Revision (Constant Revision Integer)	1034
19.6.122Scope (Open Named Scope)	1034
19.6.123ShiftLeft (Integer Shift Left)	1035
19.6.124ShiftRight (Integer Shift Right)	1036
19.6.125Signal (Signal a Synchronization Event)	1036
19.6.126SizeOf (Get Data Object Size)	1036
19.6.127Sleep (Milliseconds Sleep)	1037
19.6.128SPISerialBusV2 (SPI Serial Bus Connection Resource Descriptor (Version 2) Macro)	1037
19.6.129Stall (Stall for a Short Time)	1038
19.6.130StartDependentFn (Start Dependent Function Resource Descriptor Macro)	1038
19.6.131StartDependentFnNoPri (Start Dependent Function Resource Descriptor Macro)	1039
19.6.132Store (Store an Object)	1039
19.6.133Subtract (Integer Subtract)	1040
19.6.134Switch (Select Code To Execute Based On Expression)	1040
19.6.135ThermalZone (Declare Thermal Zone)	1042
19.6.136Timer (Get 64-Bit Timer Value)	1042
19.6.137ToBCD (Convert Integer to BCD)	1043
19.6.138ToBuffer (Convert Data to Buffer)	1043
19.6.139ToDecimalString (Convert Data to Decimal String)	1044
19.6.140ToHexString (Convert Data to Hexadecimal String)	1044
19.6.141ToInteger (Convert Data to Integer)	1044
19.6.142ToPLD (Creates a _PLD Buffer Object)	1045
19.6.143ToString (Convert Buffer To String)	1047
19.6.144ToUUID (Convert String to UUID Macro)	1047
19.6.145UARTSerialBusV2 (UART Serial Bus Connection Resource Descriptor Version 2 Macro)	1048
19.6.146Unicode (String To Unicode Conversion Macro)	1049
19.6.147VendorLong (Long Vendor Resource Descriptor)	1049
19.6.148VendorShort (Short Vendor Resource Descriptor)	1050
19.6.149Wait (Wait for a Synchronization Event)	1050
19.6.150While (Conditional Loop)	1051
19.6.151WordBusNumber (Word Bus Number Resource Descriptor Macro)	1051
19.6.152WordIO (Word IO Resource Descriptor Macro)	1052
19.6.153WordPCC (WordPCC Resource Descriptor Macro)	1054
19.6.154WordSpace (Word Space Resource Descriptor Macro)	1054
19.6.155XOr (Integer Bitwise Xor)	1055
19.6.156Zero (Constant Zero Integer)	1056
19.6.157ClockInput (Clock Input Resource Descriptor Macro)	1056

20	ACPI Machine Language (AML) Specification	1058
20.1	Notation Conventions	1058
20.2	AML Grammar Definition	1059
20.2.1	Table and Table Header Encoding	1059
20.2.2	Name Objects Encoding	1060
20.2.3	Data Objects Encoding	1061
20.2.4	Package Length Encoding	1062
20.2.5	Term Objects Encoding	1062
20.2.5.1	Namespace Modifier Objects Encoding	1063
20.2.5.2	Named Objects Encoding	1063
20.2.5.3	Statement Opcodes Encoding	1066
20.2.5.4	Expression Opcodes Encoding	1068
20.2.6	Miscellaneous Objects Encoding	1072
20.2.6.1	Arg Objects Encoding	1072
20.2.6.2	Local Objects Encoding	1072
20.2.6.3	Debug Objects Encoding	1072
20.3	AML Byte Stream Byte Values	1073
20.4	AML Encoding of Names in the Namespace	1076
21	ACPI Data Tables and Table Definition Language	1078
21.1	Types of ACPI Data Tables	1078
21.2	ACPI Table Definition Language Specification	1079
21.2.1	Overview of the Table Definition Language (TDL)	1079
21.2.2	TDL Grammar Specification	1080
21.2.3	Data Types	1082
21.2.3.1	Integers	1082
21.2.3.2	Integer Expressions	1082
21.2.3.3	Flags	1083
21.2.3.4	Strings	1083
21.2.3.5	Buffers	1084
21.2.4	Fields Set Automatically by the Compiler	1084
21.2.5	Special Fields	1085
21.2.6	TDL Generic Data Types	1085
21.2.7	Defining a Known ACPI Table in TDL	1085
21.2.8	Defining an Unknown or New ACPI table in TDL	1086
21.2.9	Table Definition Language Examples	1086
21.2.9.1	ECDT Disassembler Output	1086
21.2.9.2	ECDT Definition with Field Comments	1087
21.2.10	Minimal ECDT Definition	1088
21.2.10.1	Generic ACPI Table Definition	1088
A	Appendix A: Device Class Specifications	1090
A.1	Overview	1090
A.2	Device Power States	1090
A.2.1	Bus Power Management	1091
A.2.2	Display Power Management	1091
A.2.3	PCMCIA/PCCARD/CardBus Power Management	1091
A.2.4	PCI Power Management	1092
A.2.5	USB Power Management	1092
A.2.6	Device Classes	1092
A.3	Default Device Class	1093
A.3.1	Default Power Management Policy	1093
A.3.2	Default Wake Events	1093
A.3.3	Default Minimum Power Capabilities	1093

A.4	Audio Device Class	1094
A.4.1	Audio Device Power State Definitions	1094
A.4.2	Audio Device Power Management Policy	1094
A.4.3	Audio Device Wake Events	1095
A.4.4	Audio Device Minimum Power Capabilities	1095
A.5	COM Port Device Class	1095
A.5.1	COM Port Power State Definitions	1096
A.5.2	COM Power Power Management Policy	1096
A.5.3	COM Port Wake Events	1096
A.5.4	COM Port Minimum Power Capabilities	1096
A.6	Display Device Class	1097
A.6.1	Display Device Power State Definitions	1097
A.6.1.1	Display Codecs	1100
A.6.2	Display Device Power Management Policy	1100
A.6.3	Display Device Wake Events	1101
A.6.4	Display Device Minimum Power Capabilities	1101
A.6.5	Display Device Performance States	1101
A.6.5.1	Common Requirements for Display Class Performance States	1101
A.6.5.2	Performance states for Full Screen Displays	1101
A.6.5.3	Performance States for Video Controllers/Display Adapters	1102
A.7	Input Device Class	1102
A.7.1	Input Device Power State Definitions	1103
A.7.2	Input Device Power Management Policy	1103
A.7.3	Input Device Wake Events	1104
A.7.4	Input Device Minimum Power Capabilities	1104
A.8	Modem Device Class	1104
A.8.1	Technology Overview	1104
A.8.1.1	Traditional Connections	1105
A.8.1.2	Power-Managed Connections	1105
A.8.1.3	Motherboard Modems	1105
A.8.2	Modem Device Power State Definitions	1105
A.8.3	Modem Device Power Management Policy	1106
A.8.4	Modem Device Wake Events	1106
A.8.5	Modem Device Minimum Power Capabilities	1106
A.9	Network Device Class	1106
A.9.1	Network Device Power State Definitions	1106
A.9.2	Network Device Power Management Policy	1107
A.9.3	Network Device Wake Events	1108
A.9.3.1	Link Status Events	1108
A.9.3.2	Wake Frame Events	1108
A.9.4	Network Device Minimum Power Capabilities	1108
A.10	PC Card Controller Device Class	1108
A.10.1	PC Card Controller Device Power State Definitions	1108
A.10.2	PC Card Controller Device Power Management Policy	1109
A.10.3	PC Card Controller Wake Events	1110
A.10.4	PC Card Controller Minimum Power Capabilities	1110
A.11	Storage Device Class	1110
A.11.1	Storage Device Power State Definitions	1110
A.11.2	Storage Device Power Management Policy	1111
A.11.3	Storage Device Wake Events	1112
A.11.4	Storage Device Minimum Power Capabilities	1112
B	Appendix B: Video Extensions	1113
B.1	ACPI Extensions for Display Adapters: Introduction	1113

B.2	Video Extension Definitions	1114
B.3	ACPI Namespace	1114
B.4	Display-specific Methods	1115
B.4.1	_DOS (Enable/Disable Output Switching)	1115
B.4.2	_DOD (Enumerate All Devices Attached to the Display Adapter)	1116
B.4.3	_ROM (Get ROM Data)	1120
B.4.4	_GPD (Get POST Device)	1120
B.4.5	_SPD (Set POST Device)	1121
B.4.6	_VPO (Video POST Options)	1121
B.5	Notifications for Display Devices	1122
B.6	Output Device-specific Methods	1122
B.6.1	_ADR (Return the Unique ID for this Device)	1122
B.6.2	_BCL (Query List of Brightness Control Levels Supported)	1123
B.6.3	_BCM (Set the Brightness Level)	1124
B.6.4	_BQC (Brightness Query Current level)	1124
B.6.5	_DDC (Return the EDID for this Device)	1124
B.6.6	_DCS (Return the Status of Output Device)	1125
B.6.7	_DGS (Query Graphics State)	1125
B.6.8	_DSS (Device Set State)	1126
B.7	Notifications Specific to Output Devices	1127
B.8	Notes on State Changes	1127
C	Appendix C: Deprecated Content	1129
	Index	1130

Acknowledgments

The material contained herein is not a license, either expressly or impliedly, to any intellectual property owned or controlled by any of the authors or developers of this material or to any contribution thereto. The material contained herein is provided on an “AS IS” basis and, to the maximum extent permitted by applicable law, this information is provided AS IS AND WITH ALL FAULTS, and the authors and developers of this material hereby disclaim all other warranties and conditions, either express, implied or statutory, including, but not limited to, any (if any) implied warranties, duties or conditions of merchantability, of fitness for a particular purpose, of accuracy or completeness of responses, of results, of workmanlike effort, of lack of viruses and of lack of negligence, all with regard to this material and any contribution thereto. Designers must not rely on the absence or characteristics of any features or instructions marked “reserved” or “undefined.” The Unified EFI Forum, Inc. reserves any features or instructions so marked for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. ALSO, THERE IS NO WARRANTY OR CONDITION OF TITLE, QUIET ENJOYMENT, QUIET POSSESSION, CORRESPONDENCE TO DESCRIPTION OR NON-INFRINGEMENT WITH REGARD TO THE SPECIFICATION AND ANY CONTRIBUTION THERETO.

IN NO EVENT WILL ANY AUTHOR OR DEVELOPER OF THIS MATERIAL OR ANY CONTRIBUTION THERETO BE LIABLE TO ANY OTHER PARTY FOR THE COST OF PROCURING SUBSTITUTE GOODS OR SERVICES, LOST PROFITS, LOSS OF USE, LOSS OF DATA, OR ANY INCIDENTAL, CONSEQUENTIAL, DIRECT, INDIRECT, OR SPECIAL DAMAGES WHETHER UNDER CONTRACT, TORT, WARRANTY, OR OTHERWISE, ARISING IN ANY WAY OUT OF THIS OR ANY OTHER AGREEMENT RELATING TO THIS DOCUMENT, WHETHER OR NOT SUCH PARTY HAD ADVANCE NOTICE OF THE POSSIBILITY OF SUCH DAMAGES.

Copyright © 2024, Unified Extensible Firmware Interface (UEFI) Forum, Inc. All Rights Reserved. The UEFI Forum is the owner of all rights and title in and to this work, including all copyright rights that may exist, and all rights to use and reproduce this work. Further to such rights, permission is hereby granted to any person implementing this specification to maintain an electronic version of this work accessible by its internal personnel, and to print a copy of this specification in hard copy form, in whole or in part, in each case solely for use by that person in connection with the implementation of this Specification, provided no modification is made to the Specification.

List of Tables

- Table 1.1 *Hardware Type vs. OS Type Interaction*
- Table 2.1 *Summary of Global Power States*
- Table 2.2 *Summary of Device Power States*
- Table 3.1 *Low Battery Levels*
- Table 3.3 *Implementable Platform Types*
- Table 4.1 *Feature-Programming Model Summary*
- Table 4.2 *PM1 Event Registers*
- Table 4.3 *PM1 Control Registers*
- Table 4.4 *PM2 Control Register*
- Table 4.5 *PM Timer Register*
- Table 4.6 *Processor Control Registers*
- Table 4.7 *General-Purpose Event Registers*
- Table 4.8 *Power Button Support*
- Table 4.9 *Sleep Button Support*
- Table 4.10 *Alarm Field Decodings within the FADT*
- Table 4.11 *PM1 Status Registers Fixed Hardware Feature Status Bits*
- Table 4.12 *PM1 Enable Registers Fixed Hardware Feature Enable Bits*
- Table 4.13 *PM1 Control Registers Fixed Hardware Feature Control Bits*
- Table 4.14 *PM Timer Bits*
- Table 4.15 *PM2 Control Register Bits*
- Table 4.16 *Processor Control Register Bits*
- Table 4.17 *Processor LVL2 Register Bits*
- Table 4.18 *Processor LVL3 Register Bits*
- Table 4.19 *Sleep Control Register*
- Table 4.20 *Sleep Status Register*
- Table 5.1 *Generic Address Structure (GAS)*
- Table 5.2 *Address Space Format*
- Table 5.3 *RSDP Structure*
- Table 5.4 *DESCRIPTION_HEADER Fields*
- Table 5.5 *DESCRIPTION_HEADER Signatures for tables defined by ACPI*
- Table 5.6 *DESCRIPTION_HEADER Signatures for tables reserved by ACPI*
- Table 5.7 *Root System Description Table Fields (RSDT)*
- Table 5.8 *Extended System Description Table Fields (XSDT)*
- Table 5.9 *FADT Format*
- Table 5.10 *Fixed ACPI Description Table Fixed Feature Flags*

- Table 5.11 *Fixed ACPI Description Table Boot IA-PC Boot*
- Table 5.12 *Fixed ACPI Description Table ARM Boot Architecture Flags*
- Table 5.13 *Firmware ACPI Control Structure (FACS)*
- Table 5.14 *Firmware Control Structure Feature Flags*
- Table 5.15 *OSPM Enabled Firmware Control Structure Feature Flags*
- Table 5.16 *Global Lock Structure within the FACS*
- Table 5.17 *Differentiated System Description Table Fields (DSDT)*
- Table 5.18 *Secondary System Description Table Fields (SSDT)*
- Table 5.19 *Multiple APIC Description Table (MADT) Format*
- Table 5.20 *Multiple APIC Flags*
- Table 5.21 *Interrupt Controller Structure Types*
- Table 5.22 *Processor Local APIC Structure*
- Table 5.23 *Local APIC Flags*
- Table 5.24 *I/O APIC Structure*
- Table 5.25 *Interrupt Source Override Structure*
- Table 5.26 *MPS INTI Flags*
- Table 5.27 *NMI Source Structure*
- Table 5.28 *Local APIC NMI Structure*
- Table 5.29 *Local APIC Address Override Structure*
- Table 5.30 *I/O SAPIC Structure*
- Table 5.31 *Processor Local SAPIC Structure*
- Table 5.32 *Platform Interrupt Source Structure*
- Table 5.33 *Platform Interrupt Source Flags*
- Table 5.34 *Processor Local x2APIC Structure*
- Table 5.35 *Local x2APIC NMI Structure*
- Table 5.36 *GICC Structure*
- Table 5.37 *GICC CPU Interface Flags*
- Table 5.38 *GICD Structure*
- Table 5.39 *GIC MSI Frame Structure*
- Table 5.40 *GIC MSI Frame Flags*
- Table 5.41 *GICR Structure*
- Table 5.43 *GIC ITS Structure*
- Table 5.45 *Multiprocessor Wakeup Structure*
- Table 5.46 *Multiprocessor Wakeup Mailbox Structure*
- Table 5.63 *Smart Battery Description Table (SBST) Format*
- Table 5.64 *Embedded Controller Boot Resources Table Format*

- Table 5.65 *Static Resource Affinity Table Format*
- Table 5.66 *Processor Local APIC/SAPIC Affinity Structure*
- Table 5.67 *Flags - Processor Local APIC/SAPIC Affinity Structure*
- Table 5.68 *Memory Affinity Structure*
- Table 5.69 *Flags - Memory Affinity Structure*
- Table 5.70 *Processor Local x2APIC Affinity Structure*
- Table 5.71 *GICC Affinity Structure*
- Table 5.72 *Flags - GICC Affinity Structure*
- Table 5.73 *Architecture Specific Affinity Structure*
- Table 5.74 *Generic Initiator Affinity Structure*
- Table 5.75 *Device Handle - ACPI*
- Table 5.76 *Device Handle - PCI*
- Table 5.78 *Flags - Generic Initiator/Port Affinity Structure*
- Table 5.81 *SLIT Format*
- Table 5.82 *Corrected Platform Error Polling Table Format*
- Table 5.83 *Corrected Platform Error Polling Processor Structure*
- Table 5.84 *Maximum System Characteristics Table (MSCT) Format*
- Table 5.85 *Maximum Proximity Domain Information Structure*
- Table 5.86 *RASF Table format*
- Table 5.87 *RASF Platform Communication Channel Shared Memory Region*
- Table 5.88 *PCC Command Codes used by RASF Platform Communication Channel*
- Table 5.89 *Platform RAS Capabilities Bitmap*
- Table 5.90 *Parameter Block Structure for PATROL_SCRUB*
- Table 5.104 *MPST Table Structure*
- Table 5.105 *PCC Command Codes used by MPST Platform Communication Channel*
- Table 5.106 *MPST Platform Communication Channel Shared Memory Region*
- Table 5.107 *Power State Values*
- Table 5.108 *Command Status*
- Table 5.109 *Memory Power Node Structure definition*
- Table 5.110 *Flag format*
- Table 5.111 *Memory Power State Structure definition*
- Table 5.112 *Memory Power State Characteristics Structure*
- Table 5.113 *Flag format of Memory Power State Characteristics Structure*
- Table 5.114 *Platform Memory Topology Table*
- Table 5.115 *Common Memory Device*
- Table 5.116 *Socket Type Data*

- Table 5.117 *Memory Controller Type Data*
- Table 5.118 *DIMM Type Specific Data*
- Table 5.119 *Vendor Specific Type Data*
- Table 5.120 *Boot Graphics Resource Table Fields*
- Table 5.121 *Firmware Performance Data Table (FPDT) Format*
- Table 5.122 *Performance Record Structure*
- Table 5.123 *FPDT Performance Record Types*
- Table 5.124 *Performance Event Record Types*
- Table 5.125 *Host Firmware Boot Performance Table Pointer Record*
- Table 5.126 *S3 Performance Table Pointer Record*
- Table 5.127 *Microcontroller Boot Performance Table Pointer Record*
- Table 5.128 *Timestamp Delta Record*
- Table 5.129 *Host Firmware Boot Performance Table Header*
- Table 5.130 *Host Firmware Boot Performance Data Record*
- Table 5.131 *S3 Performance Table Header*
- Table 5.132 *Basic S3 Resume Performance Record*
- Table 5.133 *Basic S3 Suspend Performance Record*
- Table 5.134 *Microcontroller Boot Performance Table Header*
- Table 5.135 *String Event Record*
- Table 5.136 *GTDT Table Structure*
- Table 5.137 *Flag Definitions: Secure EL1 Timer, Non-Secure EL1 Timer, EL2 Timer, Virtual EL1 Timer and Virtual EL2 Timer*
- Table 5.138 *Platform Timer Type Structures*
- Table 5.139 *GT Block Structure Format*
- Table 5.140 *GT Block Timer Structure Format*
- Table 5.141 *Flag Definitions: GT Block Physical Timers and Virtual Timers*
- Table 5.142 *Flag Definitions - Common Flags*
- Table 5.143 *Arm Generic Watchdog Structure Format*
- Table 5.144 *Flag Definitions - Arm Generic Watchdog Timer*
- Table 5.145 *NVDIMM Firmware Interface Table (NFIT)*
- Table 5.146 *NFIT Structure Types*
- Table 5.147 *SPA Range Structure*
- Table 5.148 *NVDIMM Region Mapping Structure*
- Table 5.149 *Interleave Structure Index and Interleave Ways definition*
- Table 5.150 *Interleave Structure*
- Table 5.151 *SMBIOS Management Information Structure*

- Table 5.152 *NVDIMM Control Region Structure Mark*
- Table 5.153 *NVDIMM Block Data Windows Region Structure*
- Table 5.154 *Flush Hint Address Structure*
- Table 5.155 *Platform Capabilities Structure*
- Table 5.169 *SDEV ACPI Table*
- Table 5.170 *Secure Device Structures*
- Table 5.171 *ACPI_NAMESPACE_DEVICE based Secure Device Structure*
- Table 5.172 *Secure Access Component Types*
- Table 5.173 *Identification Based Secure Access Component*
- Table 5.174 *Memory-based Secure Access Component*
- Table 5.175 *PCIe Endpoint Device-based Device Structure*
- Table 5.176 *PCIe Endpoint Device-based Device Structure Example*
- Table 5.177 *Heterogeneous Memory Attribute Table Header*
- Table 5.178 *HMAT Structure Types*
- Table 5.179 *Memory Proximity Domain Attributes Structure*
- Table 5.180 *System Locality Latency and Bandwidth Information Structure*
- Table 5.181 *Memory Side Cache Information Structure*
- Table 5.182 *PDTT Structure*
- Table 5.183 *PDTT Platform Communication Channel Identifier Structure*
- Table 5.184, *Type 5 Platform Communication Channel Shared Memory*
- Table 5.185 *PCC Command Codes used by Platform Debug Trigger Table*
- Table 5.186 *PDTT Platform Communication Channel*
- Table 5.187 *Example: Platform with 4 debug triggers*
- Table 5.188 *Processor Properties Topology Table*
- Table 5.189 *Processor Hierarchy Node Structure*
- Table 5.190 *Processor Structure Flags*
- Table 5.191 *Cache Type Structure*
- Table 5.192 *Cache Structure Flags*
- Table 5.193 *Platform Health Assessment Table (PHAT) Format*
- Table 5.194 *Platform Health Assessment Record Format*
- Table 5.195 *Platform Health Assessment Record Type Format*
- Table 5.196 *PHAT Version Element*
- Table 5.197 *Firmware Version Data Record*
- Table 5.198 *Firmware Health Data Record Structure*
- Table 5.220 *Namespaces Defined Under the Namespace Root*
- Table 5.221 *Operation Region Address Space Identifiers*

- Table 5.222 *IPMI Status Codes*
- Table 5.223 *Accessor Type Values*
- Table 5.224 *ACPI Event Programming Model Components*
- Table 5.225 *Fixed ACPI Events*
- Table 5.226 *Device Object Notification Values*
- Table 5.227 *System Bus Notification Values*
- Table 5.228 *Control Method Battery Device Notification Values*
- Table 5.229 *Power Source Object Notification Values*
- Table 5.230 *Thermal Zone Object Notification Values*
- Table 5.231 *Control Method Power Button Notification Values*
- Table 5.232 *Control Method Sleep Button Notification Values*
- Table 5.233 *Control Method Lid Notification Values*
- Table 5.234 *NVDIMM Root Device Notification Values*
- Table 5.235 *NVDIMM Device Notification Values*
- Table 5.236 *Processor Device Notification Values*
- Table 5.237 *User Presence Device Notification Values*
- Table 5.238 *Ambient Light Sensor Device Notification Values*
- Table 5.239 *Power Meter Object Notification Values*
- Table 5.240 *Processor Aggregator Device Notification Values*
- Table 5.241 *Error Device Notification Values*
- Table 5.242 *Fan Device Notification Values*
- Table 5.243 *Memory Device Notification Values*
- Table 5.244 *ACPI Device IDs*
- Table 5.245 *Predefined ACPI Names*
- Table 5.246 *Predefined Object Names*
- Table 5.247 *Predefined Operating System Vendor String Prefixes*
- Table 5.248 *Standard ACPI-Defined Feature Group Strings*
- Table 5.249 *DeviceLockInfo Package Values*
- Table 6.1 *Device Identification Objects*
- Table 6.2 *ADR Object Address Encodings*
- Table 6.3 *Additional Language ID Alias Strings*
- Table 6.4 *_PLD Buffer 0 Return Value*
- Table 6.5 *PLD Back Panel Example Settings*
- Table 6.6 *Device Configuration Objects*
- Table 6.7 *HPP Package Contents*
- Table 6.8 *PCI Setting Record Content*

- Table 6.9 *PCI-X Setting Record Content*
- Table 6.10 *PCI Express Setting Record Content*
- Table 6.11 *PCI Express Descriptor Setting Record Content*
- Table 6.12 *PCI Express Register Descriptor*
- Table 6.13 *Platform-Wide _OSC Capabilities DWORD 2*
- Table 6.14 *OSPM USB Support Field*
- Table 6.15 *OSPM USB Control Field*
- Table 6.16 *Mapping Fields*
- Table 6.17 *Example Relative Distances Between Proximity Domains*
- Table 6.18 *Example System Locality Information Table*
- Table 6.19 *Example Relative Distances Between Proximity Domains - 5 Node*
- Table 6.20 *Device Insertion, Removal, and Status Objects*
- Table 6.21 *OST Source Event Codes*
- Table 6.22 *General Processing Status Codes*
- Table 6.23 *Operating System Shutdown Processing (Source Events : 0x100) Status Codes*
- Table 6.24 *Ejection Request / Ejection Processing (Source Events: 0x03 and 0x103) Status Codes*
- Table 6.25 *Insertion Processing (Source Event: 0x200) Status Codes*
- Table 6.26 *Small Resource Data Type Tag Bit Definitions*
- Table 6.27 *Small Resource Items*
- Table 6.28 *IRQ Descriptor Definition*
- Table 6.29 *DMA Descriptor Definition*
- Table 6.30 *Start Dependent Functions Descriptor Definition*
- Table 6.31 *Start Dependent Function Priority Byte Definition*
- Table 6.32 *End Dependent Functions Descriptor Definition*
- Table 6.33 *I/O Port Descriptor Definition*
- Table 6.34 *Fixed-Location I/O Port Descriptor Definition*
- Table 6.35 *Fixed DMA Resource Descriptor*
- Table 6.36 *Vendor-Defined Resource Descriptor Definition*
- Table 6.37 *End Tag Definition*
- Table 6.38 *Large Resource Data Type Tag Bit Definitions*
- Table 6.39 *Large Resource Items*
- Table 6.40 *24-bit Memory Range Descriptor Definition*
- Table 6.41 *Large Vendor-Defined Resource Descriptor Definition*
- Table 6.42 *32-Bit Memory Range Descriptor Definition*
- Table 6.43 *32-bit Fixed-Location Memory Range Descriptor Definition*
- Table 6.44 *Valid Combination of Address Space Descriptor Fields*

- Table 6.45 *QWORD Address Space Descriptor Definition*
- Table 6.46 *DWORD Address Space Descriptor Definition*
- Table 6.47 *WORD Address Space Descriptor Definition*
- Table 6.48 *Extended Address Space Descriptor Definition*
- Table 6.49 *Memory Resource Flag (Resource Type = 0) Definitions*
- Table 6.50 *I/O Resource Flag (Resource Type = 1) Definitions*
- Table 6.51 *Bus Number Range Resource Flag (Resource Type = 2) Definitions*
- Table 6.52 *Extended Interrupt Descriptor Definition*
- Table 6.53 *Generic Register Descriptor Definition*
- Table 6.54 *GPIO Connection Descriptor Definition*
- Table 6.55 *GenericSerialBus Connection Descriptors*
- Table 6.56 *I2C Serial Bus Connection Descriptor*
- Table 6.57 *SPI Serial Bus Connection Descriptor*
- Table 6.58 *UART Serial Bus Connection Descriptor*
- Table 6.59 *CSI-2 Connection Resource Descriptor*
- Table 6.60 *Pin Function Description Definition*
- Table 6.61 *Pin Configuration Descriptor Definition*
- Table 6.62 *Pin Group Descriptor Definition*
- Table 6.63 *Pin Group Function Descriptor Definition*
- Table 6.64 *Pin Group Configuration Descriptor Description*
- Table 6.66 *Other Objects and Methods*
- Table 6.67 *OSPM _INI Object Actions*
- Table 6.68 *NVDIMM Label Methods*
- Table 6.69 *_LSI Return Package Values*
- Table 6.70 *_LSR Return Package Values*
- Table 6.71, *_CBR Return Package Values*
- Table 7.1 *Power Resource Object Provisions for Information and Control*
- Table 7.2 *Power Resource Methods*
- Table 7.3 *Device Power Management Child Objects*
- Table 7.4 *PSC Device State Codes*
- Table 7.5 *Power Resource Requirements Package*
- Table 7.6 *S1 Action / Result Table*
- Table 7.7 *S2 Action / Result Table*
- Table 7.8 *S3 Action / Result Table*
- Table 7.9 *S4 Action / Result Table*
- Table 7.10 *BIOS-Supplied Control Methods for System-Level Functions*

- Table 7.11 *System State Package*
- Table 8.1 *C-state/T-state/P-state Coordination Types*
- Table 8.2 *Cstate Package Values*
- Table 8.3 *C-State Dependency Package Values*
- Table 8.4 *Processor Container Device Objects*
- Table 8.5 *Valid Local State Combinations in preceding example system*
- Table 8.6 *OS Initiated Flow*
- Table 8.7 *Example of incorrect platform state in OS Initiated Request without Dependency Check*
- Table 8.8 *OS Initiated Request Semantics with Dependency Check*
- Table 8.9 *Example of incorrect platform state in OS Initiated Request without Hierarchy Parameter*
- Table 8.10 *OS Initiated Request Semantics with Hierarchy Parameter*
- Table 8.11 *Local Power States for the Parent Processor or Processor Container*
- Table 8.12 *Extended LPI Fields*
- Table 8.13 *Flags for LPI states*
- Table 8.14 *Enabled Parent State values for example system*
- Table 8.15 *Entry method example*
- Table 8.16 *_RDI package return values*
- Table 8.17 *_PTC Package Values*
- Table 8.18 *TState Package Values*
- Table 8.19 *T-State Dependency Package Values*
- Table 8.20 *_PCT Package Values*
- Table 8.21 *PState Package Values*
- Table 8.22 *P-State Dependency Package Values*
- Table 8.23 *Continuous Performance Control Package Values*
- Table 8.26 *Performance Limited Register Status Bits*
- Table 8.27 *PCC Command Codes Used by Collaborative Processor Performance Control*
- Table 8.28 *Processor Aggregator Device Objects*
- Table 9.1 *System Indicator Control Methods*
- Table 9.2 *Control Method Ambient Light Sensor Device*
- Table 9.3 *Control Method Lid Device*
- Table 9.4 *ATA Specific Objects*
- Table 9.5 *GTM Method Result Codes*
- Table 9.6 *Tape Presence*
- Table 9.7 *ACPI Floppy Drive Information*
- Table 9.8 *MBM Package Details*
- Table 9.9 *MSM Result Encoding*

- Table 9.10 *Memory Device _OSC Capabilities DWORD number 2*
- Table 9.11 *UPC Return Package Values*
- Table 9.12 *User Presence Detection Device*
- Table 9.13 *Time and Alarm Device*
- Table 9.14 *Generic Buttons Device Child Objects*
- Table 9.15 *Usage Types and Interrupt Polarity*
- Table 9.16 *Common HID Button Usages*
- Table 9.17 *NVDIMM Root Device Function Index*
- Table 9.18 *Status and Extended Status Field Generic Interpretations*
- Table 9.19 *Query ARS Capabilities - Input Buffer*
- Table 9.20 *Query ARS Capabilities - Output Buffer*
- Table 9.21 *Start ARS - Input Buffer*
- Table 9.22 *Start ARS - Output Buffer*
- Table 9.23 *Query ARS Status - Output Buffer*
- Table 9.24 *ARS Data*
- Table 9.25 *ARS Error Record Format*
- Table 9.26 *Clear Uncorrectable Error - Input Buffer*
- Table 9.27 *Clear Uncorrectable Error - Output Buffer*
- Table 9.28 *Translate SPA - Input Payload Format*
- Table 9.29 *Translate SPA - Output Payload Format*
- Table 9.30 *Translate SPA - Translated NVDIMM Device List Output Payload Format*
- Table 9.31 *ARS Error Inject - Input Format*
- Table 9.32 *ARS Error Inject - Output Format*
- Table 9.33 *ARS Error Inject Clear - Input Format*
- Table 9.34 *ARS Error Inject Clear - Output Format*
- Table 9.35 *ARS Error Inject Status Query - Output Format*
- Table 9.36 *ARS Error Inject Status Query - Error Record Format*
- Table 9.37 *ARS Error Inject Options Support*
- Table 9.38 *NVDIMM Device Method Return Status Code*
- Table 9.39 *NCH Return Value*
- Table 9.40 *_NBS Return Value*
- Table 9.41 *_NIC Output Buffer*
- Table 9.42 *_NIH Input Buffer*
- Table 9.43 *_NIH Output Buffer*
- Table 9.44 *_NIG Output Buffer*
- Table 10.1 *Example SMBus Device Slave Addresses*

- Table 10.2 *Smart Battery Objects*
- Table 10.3 *Battery Control Methods*
- Table 10.4 *BIF Return Package Values*
- Table 10.5 *BIX Return Package Values*
- Table 10.6 *BMD Return Package Values*
- Table 10.7 *_BPC Return Package Values*
- Table 10.8 *Battery Power Threshold Support Capability*
- Table 10.9 *_BPS Return Package Values*
- Table 10.10 *BST Return Package Values*
- Table 10.11 *Control Method Battery _OSC Capabilities DWORD2 Bit Definitions*
- Table 10.12 *Power Source Objects*
- Table 10.13 *PIF Method Result Codes*
- Table 10.15 *Power Meter Objects*
- Table 10.16 *PMC Method Result Codes*
- Table 10.17 *Wireless Power Calibration*
- Table 10.18 *Wireless Power Control Notification Values*
- Table 11.1 *Fan Specific Objects*
- Table 11.2 *FIF Package Details*
- Table 11.3 *FPS FanPState Package Details*
- Table 11.4 *FST Package Details*
- Table 11.5 *Thermal Objects*
- Table 11.6 *Thermal Relationship Package Values 1*
- Table 11.7 *Thermal Relationship Package Values 2*
- Table 12.1 *Read Only Register Table*
- Table 12.3 *Embedded Controller Commands*
- Table 12.4 *Events for Which Embedded Controller Must Generate SCIs*
- Table 12.5 *Read Command (3 Bytes)*
- Table 12.6 *Write Command (3 Bytes)*
- Table 12.7 *Query Command (2 Bytes)*
- Table 12.8 *Burst Enable Command (2 Bytes)*
- Table 12.9 *Burst Disable Command (1 Byte)*
- Table 12.10 *Status Register, SMB_STS*
- Table 12.11 *SMBus Status Codes*
- Table 12.12 *Protocol Register, SMB_PRTCL*
- Table 12.13 *Address Register, SMB_ADDR*
- Table 12.14 *Command Register, SMB_CMD*

- Table 12.15 *Data Register Array, SMB_DATA[i], i=0-31*
- Table 12.16 *Block Count Register, SMB_BCNT*
- Table 12.17 *Alarm Address Register, SMB_ALRM_ADDR*
- Table 12.18 *Alarm Data Registers, SMB_ALRM_DATA[0], SMB_ALRM_DATA[1]*
- Table 12.19 *SMB EC Interface*
- Table 12.20 *Embedded Controller Device Object Control Methods*
- Table 12.21 *EC SMBus HC Device Objects*
- Table 13.1 *SMBus Protocol Types*
- Table 14.1 *Platform Communications Channel Table (PCCT)*
- Table 14.2 *Platform Communications Channel Global Flags*
- Table 14.3 *Generic PCC Subspace Structure*
- Table 14.4 *PCC Subspace Structure type 0 (Generic Communications Subspace)*
- Table 14.5 *PCC Subspace Structure type 1 (HW-Reduced Communications Subspace)*
- Table 14.6 *PCC Subspace Structure type 2 (HW-Reduced Communications Subspace)*
- Table 14.7 *PCC Subspace Structure type 3 and type 4*
- Table 14.8 *HW Registers based Communications Subspace Structure (Type 5)*
- Table 14.9 *Generic Communications Channel Shared Memory Region*
- Table 14.10 *Generic Communications Channel Command Field*
- Table 14.11 *Generic Communications Channel Status Field*
- Table 14.12 *Initiator Responder Communications Channel Shared Memory Region*
- Table 14.13 *Initiator Responder Communications Channel Flags*
- Table 14.14 *Reduced PCC Subspace Shared Memory Region*
- Table 15.1 *Address Range Types*
- Table 15.2 *Input to the INT 15h E820h Call*
- Table 15.3 *Output from the INT 15h E820h Call*
- Table 15.4 *Address Range Descriptor Structure*
- Table 15.5 *Extended Attributes for Address Range Descriptor Structure*
- Table 15.6 *UEFI Memory Types and mapping to ACPI address range types*
- Table 15.7 *Sample Memory Map*
- Table 18.1 *Boot Error Record Table (BERT)*
- Table 18.2 *Hardware Error Source Table (HEST)*
- Table 18.3 *IA-32 Architecture Machine Check Exception Structure*
- Table 18.4 *IA-32 Architecture Machine Check Error Bank Structure*
- Table 18.5 *IA-32 Architecture Corrected Machine Check Structure*
- Table 18.6 *IA-32 Architecture NMI Error Structure*
- Table 18.7 *PCI Express Root Port AER Structure*

- Table 18.8 *PCI Express Device AER Structure*
- Table 18.9 *PCI Express/PCI-X Bridge AER Structure*
- Table 18.10 *Generic Hardware Error Source Structure*
- Table 18.11 *Generic Error Status Block*
- Table 18.12 *Generic Error Data Entry*
- Table 18.13 *Generic Hardware Error Source version 2 (GHESv2) Structure*
- Table 18.14 *Hardware Error Notification Structure*
- Table 18.15 *IA-32 Architecture Deferred Machine Check Structure*
- Table 18.17 *Error Record Serialization Table (ERST)*
- Table 18.18 *Error Record Serialization Actions*
- Table 18.19 *Command Status Definition*
- Table 18.20 *Serialization Instruction Entry*
- Table 18.21 *Serialization Instructions*
- Table 18.22 *Instruction Flags*
- Table 18.23 *Error Record Serialization Info*
- Table 18.24 *Error Injection Table (EINJ)*
- Table 18.25 *Error Injection Actions*
- Table 18.26 *Injection Instruction Entry*
- Table 18.27 *Instruction Flags*
- Table 18.28 *Injection Instructions*
- Table 18.29 *Command Status Definition*
- Table 18.30 *Error Type Definition*
- Table 18.31 *SET_ERROR_TYPE_WITH_ADDRESS Data Structure*
- Table 18.32 *Vendor Error Type Extension Structure*
- Table 18.36 *Trigger Error Action*
- Table 19.1 *ASL Grammar Notation*
- Table 19.2 *Named Object Reference Encodings*
- Table 19.3 *Definition Block Name Modifier Encodings*
- Table 19.4 *ASL Escape Sequences*
- Table 19.5 *Summary of ASL Data Types*
- Table 19.6 *Data Types and Type Conversions*
- Table 19.7 *Object Conversion Rules*
- Table 19.8 *Object Storing and Copying Rules*
- Table 19.9 *Reading from ArgX Objects*
- Table 19.10 *Writing to ArgX Objects*
- Table 19.11 *Reading from LocalX Objects*

- Table 19.12 *Writing to LocalX Objects*
- Table 19.13 *Reading from Named Objects*
- Table 19.14 *Writing to Named Objects*
- Table 19.15 *ASL Operators Summary List*
- Table 19.16 *ASL compiler controls*
- Table 19.17 *ACPI table management*
- Table 19.18 *Miscellaneous named object creation*
- Table 19.19 *Operation Regions and Fields*
- Table 19.20 *Buffer Fields*
- Table 19.21 *Synchronization*
- Table 19.22 *Object references*
- Table 19.23 *Integer arithmetic*
- Table 19.24 *Logical operators*
- Table 19.25 *Method execution control*
- Table 19.26 *Data type conversion and manipulation*
- Table 19.27 *Resource Descriptor macros*
- Table 19.28 *Constants*
- Table 19.29 *Control method objects*
- Table 19.30 *Concatenate Data Types*
- Table 19.31 *Concatenate Object Types*
- Table 19.32 *Debug Object Display Formats*
- Table 19.33 *Field Unit List Entries*
- Table 19.34 *OperationRegion Address Spaces and Access Types*
- Table 19.35 *Match Term Operator Meanings*
- Table 19.36 *Values Returned By the ObjectType Operator*
- Table 19.37 *Pin Configuration Types and Values*
- Table 19.38 *Pin Group Configuration Types and Values*
- Table 19.39 *PLD Keywords and Assignment Types*
- Table 19.40 *PLD Keywords and assignable String Values*
- Table 19.41 *UUID Buffer Format*
- Table 19.42 *UART Serial Bus Connection Resource Descriptor - Version 2 Macro*
- Table 20.1 *AML Grammar Notation Conventions*
- Table 20.2 *AML Byte Stream Byte Values*
- Table A-1: *Default Power State Definitions*
- Table A-2: *Default Power Management Policy*
- Table A-3: *Audio Device Power State Definitions*

- *Table A-4: Audio Device Power Management Policy*
- *Table A-5: COM Port Device Power State Definitions*
- *Table A-6: COM Port Device Power Management Policy*
- *Table A-7: CRT Monitors Power State Definitions*
- *Table A-8: Internal Flat Panel Displays Power State Definitions*
- *Table A-9: External Digital Displays Power State Definitions*
- *Table A-10: Standard TV Devices and Analog HDTVs Power State Definitions*
- *Table A-11: Other (new) Full Screen Display Devices Power State Definitions*
- *Table A-12: Video Controllers (Graphics Adapters) Power State Definitions*
- *Table A-13: Display Device Power Management Policy*
- *Table A-14: Input Device Power State Definitions*
- *Table A-15: Input Device Power Management Policy*
- *Table A-16: Modem Device Power State Definitions*
- *Table A-17: Modem Device Power Management Policy*
- *Table A-18: Network Device Power State Definitions*
- *Table A-19: Network Device Power Management Policy*
- *Table A-20: PC Card Controller Power State Definitions*
- *Table A-21: PC Card Controller Power Management Policy*
- *Table A-22: Hard Disk, CD-ROM and IDE/ATAPI Removable Storage Devices Power State Definitions*
- *Table A-23: Floppy Disk Devices Power State Definitions*
- *Table A-24: IDE Channel Devices Power State Definitions*
- *Table A-25: Hard Disk, Floppy Disk, CD-ROM and IDE/ATAPI Removable Storage Devices Power Management Policy*
- *Table A-26: IDE Channel Devices Power Management Policy*
- *Table B-1: Video Extension Object Requirements*
- *Table B-2: Video Output Device Attributes*
- *Table B-3: Example Device IDs*
- *Table B-4: Notifications for Display Devices*
- *Table B-5: Output Device Status*
- *Table B-6: Device State for _DGS*
- *Table B-7: Device State for _DSS*
- *Table B-8: Notification Values for Output Devices*

List of Figures

- *Fig. i-1 - ACPI overview*
- *Fig. i-2 - ACPI Structure*
- *Fig. i-3 - ASL and AML*
- *Fig. i-4 ACPI Initialization*
- *Fig. i-5 Runtime Thermal Event*
- *Fig. 1.1 OSPM/ACPI Global System*
- *Fig. 3.1 Global System Power States and Transitions*
- *Fig. 3.2 Example Modem and COM Port Hardware*
- *Fig. 3.3 Reporting Battery Capacity*
- *Fig. 3.4 Formula for Remaining Battery Percentage*
- *Fig. 3.5 Formula for the Present Drain Rate*
- *Fig. 3.6 Low Battery and Warning*
- *Fig. 4.1 Generic Hardware Feature Model*
- *Fig. 4.2 Global States and Their Transitions*
- *Fig. 4.3 Example Event Structure for a Legacy/ACPI Compatible Event Model*
- *Fig. 4.4 Block Diagram of a Status/Enable Cell*
- *Fig. 4.5 Example Fixed Hardware Feature Register Grouping*
- *Fig. 4.6 Register Blocks versus Register Groupings*
- *Fig. 4.7 Power Management Timer*
- *Fig. 4.8 Fixed Power Button Logic*
- *Fig. 4.9 Fixed Hardware Sleep Button Logic*
- *Fig. 4.10 Sleeping/Wake Logic*
- *Fig. 4.11 RTC Alarm*
- *Fig. 4.12 Power Management Events to SMI/SCI Control Logic*
- *Fig. 4.13 Example of General-Purpose vs. Generic Hardware Events*
- *Fig. 4.14 Example Generic Address Space Lid Switch Logic*
- *Fig. 5.1 Root System Description Pointer and Table*
- *Fig. 5.2 Description Table Structures*
- *Fig. 5.3 APIC-Global System Interrupts*
- *Fig. 5.4 8259 - Global System Interrupts*
- *Fig. 5.5 MPST ACPI Table Overview*
- *Fig. 5.6 Memory Power State Transitions*
- *Fig. 5.7 Image Offset*
- *Fig. 5.8 FPDT Hierarchy Structure*
- *Fig. 5.9 NVDIMM Firmware Interface Table (NFIT) Overview*

- Fig. 5.10 *HMAT Representation*
- Fig. 5.11 *Memory Side Cache Example*
- Fig. 5.12, *Mapping a PDTT Debug Trigger Table Entry to a PCCT PCC Subspace*
- Fig. 5.13 *Example: Platform with four debug triggers*
- Fig. 5.14 *L1 Cache Structure*
- Fig. 5.15 *Cache Type Structure - Type 1 Example*
- Fig. 5.16 *Example ACPI NameSpace*
- Fig. 5.17 *AML Encoding*
- Fig. 6.1 *System Panel and Panel Origin Positions*
- Fig. 6.2 *Laptop Panel and Panel Origin Positions*
- Fig. 6.3 *Default Shape Definitions*
- Fig. 6.4 *PLD Back Panel Rendering*
- Fig. 6.5 *System Locality information Table*
- Fig. 6.6 *Device Ejection Flow Example Using _OST*
- Fig. 7.1 *Working / Sleeping State object evaluation flow*
- Fig. 8.1 *Processor Power States*
- Fig. 8.2 *Throttling Example*
- Fig. 8.3 *Equation 1 Duty Cycle Equation*
- Fig. 8.4 *Example Control for the STPCLK*
- Fig. 8.5 *ACPI Clock Logic (One per Processor)*
- Fig. 8.6 *Processor Hierarchy*
- Fig. 8.7 *Power states for processor hierarchy*
- Fig. 8.8 *Worst case wake latency*
- Fig. 8.9 *Energy of states A,B and C versus sleep duration*
- Fig. 8.10 *Platform performance thresholds*
- Fig. 8.11 *OSPM performance controls*
- Fig. 9.1 *A five-point ALS Response Curve*
- Fig. 9.2 *A two-point ALS Response Curve*
- Fig. 9.3 *Example Response Curve for a Transflective Display*
- Fig. 9.4 *USB ports*
- Fig. 9.5 *Persistence of expired timer events*
- Fig. 9.6 *System transitions with WakeAlarm — Timer*
- Fig. 9.7 *System transitions with WakeAlarm — Policy*
- Fig. 9.8 *Vendor/Device Specific Driver Loading*
- Fig. 10.1 *Typical Smart Battery Subsystem (SBS)*
- Fig. 10.2 *Single Smart Battery Subsystem*

- Fig. 10.3 *Smart Battery Subsystem*
- Fig. 10.4 *Remaining Battery Percent Formula*
- Fig. 10.5 *Remaining Battery Life Formula*
- Fig. 10.6 *Power Meter and Power Source/Docking Namespace Example*
- Fig. 11.1 *ACPI Thermal Zone*
- Fig. 11.2 *Thermal Events*
- Fig. 11.3 *Temperature and CPU Performance Versus Time*
- Fig. 11.4 *Active and Passive Threshold Values*
- Fig. 11.5 *Cooling Preferences*
- Fig. 12.1 *Shared Interface*
- Fig. 12.2 *Private Interface*
- Fig. 12.3 *Interrupt Model*
- Fig. 13.1 *Bit Encoding Example*
- Fig. 13.2 *Smart Battery Subsystem Devices*
- Fig. 13.3 *Smart Battery Device Virtual Registers*
- Fig. 14.1 *Communication flow of the doorbell protocol*
- Fig. 14.2 *Communication flow for notifications on Responder subspaces*
- Fig. 16.1 *Example Sleeping States*
- Fig. 16.2 *Platform Firmware Initialization*
- Fig. 16.3 *Example Physical Memory Map*
- Fig. 16.4 *Memory as Configured after Boot*
- Fig. 16.5 *OS Initialization*
- Fig. 18.1 *APEI error flow example with external RAS controller*
- Fig. B-1 *Example Display Architecture*

Revision History

Many people have contributed to the contents of this specification, including the following:

- ACPI Specification Working Group (ASWG)
- Tianocore Community Members
- Others as noted in the Revision History below

Table 1: Changes in this release

Revision #	Issue / Description / Submitter	Modified or Added Content
6.6	M2344 - RAS2 improvements for patrol scrub	Table 5.95, Table 5.99
6.6	M2348 - RISC-V: Add APIC structure in MADT	Table 5.21, Section 5.2.12.27
6.6	M2353 - Adding new registers to the CPPC interface	Section 8.4.6.1, Table 8.23, Section 8.4.6.1.2.3, Section 8.4.6.1.2.6, Section 8.4.6.1.2.7, Table 8.24, Section 8.4.6.1.2.8, Table 8.25, Section 8.4.6.1.2.9, Section 8.4.6.1.3.2, Table 8.26
6.6	M2354 - Describing hot-pluggable memory	Section 9.11, Section 9.11.1, Section 9.11.2, Section 9.11.3, Table 6.48, Section 19.6.45
6.6	M2355 - Reserve “ASPT” signature (AMD Secure Processor Table)	Table 5.6
6.6	M2349 - RISC-V: Add RHCT table	Section 5.2.37, Section 5.2.38, Section 5.2.39
6.6	M2361 - Code first - Exposing Specific Purpose Memory in SRAT	Table 5.69
6.6	M2366 - Code first - ACPI MADT MPWakeup	Section 5.2.12.19, Table 5.46
6.6	M2374 - Mechanism to describe processor power (voltage) planes	Section 6.2.10
6.6	M2375 - Add a new ACPI Firmware Inventory device to the spec	Table 5.244, Section 9.20, Section 9.20.1
6.6	M2379 - Remove IPF support	Section 2.1, Table 5.10, Table 5.13, Table 5.15, Table 5.29, Section 15.4, Section 18.3, Section 5.2.12.11
6.6	M2381 - RISC-V: Add AIA and PLIC APIC structure in MADT	Section 5.2.12, Table 5.21, Table 5.55, Section 5.2.12.28, Section 5.2.12.29, Section 5.2.12.30
6.6	M2382 - RISC-V: Update RHCT table	Table 5.5, Section 5.2.37, Table 5.214, Table 5.215, Section 5.2.38.1, Section 5.2.38.2
6.6	M2385 - SRAT hot-plug memory clarification	Table 5.69
6.6	M2404 - Support for resetting the Multiprocessor Wakeup Mailbox	Section 5.2.12.19, Table 5.45, Table 5.46
6.6	M2405 - Reserve “RQSC” table signature	Table 5.6
6.6	M2406 - Clarify ResourceUsage Descriptor Argument	Section 6.2, Table 6.13
6.6	M2407 - Clarify _CCA on RISC-V	Section 6.2.18
6.6	M2416 - FPDT Add generic Host firmware and micro-controller boot performance records	Section 5.2.24.1, Table 5.123, Section 5.2.24.3, Table 5.124, Section 5.2.24.4, Table 5.125, Section 5.2.24.6, Section 5.2.24.7, Section 5.2.24.8, Table 5.129, Table 5.129, Table 5.130, Section 5.2.24.11, Section 5.2.24.12

continues on next page

Table 1 – continued from previous page

6.6	M2419 - Clarifying the definition of ResourcePriorityRegisters returned via _CPC	Section 8.4.6.1, Table 8.23, Section 8.4.6.1.2.7, Table 8.24, Section 8.4.6.1.2.10
6.6	M2422 - CodeFirst - MADT new GIC flags for non-coherent components	Table 5.19, Table 5.37, Table 5.41, Table 5.42, Table 5.43, Table 5.44
6.6	M2423 - Table name reservation for I/O Resource Director Technology Table (IRDT)	Table 5.6
6.6	M2425 - MADT GICC - Deprecate Parking Protocol for Arm	Table 5.36
6.6	M2429 - Add support PCC Word/DWord/QWord resources, corresponding macros	Table 5.2, Table 6.45, Table 6.46, Table 6.47, Section 19.6.36, Section 19.6.112, Section 19.6.153
6.6	M2430 - Add NHLT table specification	Section 5.2.27
6.6	M2433 - Add RISC-V RINTC Affinity Structure in SRAT	Section 5.2.16, Section 5.2.16.8, Table 5.79, Table 5.80
6.6	M2434 - Typos in ACPI r6.5	Section 9.1.1
6.6	M2450 - New objects for GPE handling in low-power S0 idle	Section 5.6.4.3
6.6	M2458 - _PIC: Add new codes	Section 5.8.1
6.6	M2459 - “Extended-linear” addressing for direct-mapped memory-side caches	Table 5.181
6.6	M2461 - RISC-V: Minor fixes / clarifications on top of M2381 and M2382	Section 5.2.12, Section 5.2.12.27, Table 5.55, Table 5.57, Section 5.2.12.29, Table 5.213, Table 5.214
6.6	M2463 - RAS2 add ADDRESS_TRANSLATION service	Section 5.2.21, Table 5.91, Table 5.98, Section 5.2.21.2.3, Table 5.101, Table 5.102, Table 5.103
6.6	M2472 - Add signature for RISC-V IOMMU Table	Table 5.6
6.6	M2473 - Add FFH reference for RISC-V	Section 8.4.3.2
6.6	M2474 - RISC-V : Clarify IMSIC related fields	Table 5.55, Table 5.57
6.6	M2478 - Add new _PCS and _PST objects to Power Source definition	Table 5.229, Section 10.3.5, Table 10.14, Section 10.3.6
6.6	M2486 - Add signature for LoongArch IOMMU table	Table 5.6
6.6	M2505 - Typos in ACPI r6.6 draft (part 1)	Various locations in the specification.
6.6	M2506 - Typos in ACPI r6.6 draft (part 2)	Various locations in the specification.

Table 2: Changes in previous releases

Revision #	Issue # / Description	Modified or Added Content
6.5A	2352 - Clarify use of _DMA without resources	Section 6.2.4
6.5A	2358 - Remove extra text from the definition of PCI_EXP_WAKE_DIS in the PM1 Enable Registers	Table 4.12
6.5A	M2383 - Appendix C correction (deprecated content)	Section C
6.5A	2387 - Clarify PCC Type 3 and 4 subspace usage descriptions	Section 14, Section 14.1.6, Section 14.2, Section 14.3, Table 14.13, Section 14.5, Section 14.6, Section 14.6.2
6.5A	2401 - Clarify behavior when _Lxx and _PRW target the same GPE resource	Section 5.6.4.1, Section 5.6.4.2, Table 6.13, Section 7.3.13
6.5A	2402 - ACPI _Sx Support	Section 4.8, Section 4.8.3.7, Section 7.4.2
6.5A	2414 - Clarification of what “Reset End” means	Section 5.2.24.9
6.5A	2420 - Correcting typos in ACPI 6.5	various locations in spec

continues on next page

Table 2 – continued from previous page

6.5A	2432 - Clarify that _IFT and _SRV are used by the DMTF MCTP HI (DSP0256) specification	Table 5.245
6.5A	2435 - EINJv2 Changes	Table 18.25, Table 18.30, Table 18.31, Table 18.32, Section 18.6.4.1, Table 18.34, Table 18.35, Section 18.6.6
6.5A	2442 - Clarifications needed for PDTT section	Table 5.185, Table 5.186, Section 5.2.30.1
6.5A	2444 - Clarify “Global System Interrupt” usage	Throughout spec: replace “GSIV” with “GSI,” and capitalize Global System Interrupt(s).
6.5A	2451 - _STA (Device Status) return value info clarification	Section 6.3.7
6.5A	2452 - Remove OpRegion specific text	Section 5.5.2.4.6.1, Section 5.6.8, Section 6.5, Section 6.5.8, Section 9.17.15
6.5A	2469 - Fix description of the OEM Table ID in PPTT	Section 5.2.31
6.5A	2471 - Typos in ACPI Spec 6.5	Various locations in spec.
6.5A	2479 - Fix the order of column 2 and 3 for bitfields of GTDT	Table 5.137, Table 5.141, Table 5.142, Table 5.144
6.5A	2481 - Fix the grammar of the PkgLength PkgLead-Byte	Section 20.2.4
6.5	2122 DTPR signature reservation	Table 5.5
6.5	2151 Reserve an _SB._OSC bit and an OperationRegion Subtype for Platform Runtime Mechanism (PRM)	Table 5.221, Table 6.13
6.5	2152 Code first: Add the Virtual I/O Translation (VIOT) Table (Al Stone and others)	Section 5.2.33
6.5	2162 Reserve ACPI table signature for SVKL	Table 5.6
6.5	2177 Reserve ACPI table signature for CCEL	Table 5.6
6.5	2188 Code First: Add ‘CXL Root Object’ _HID (Vishal Verma)	Section 5.2.6, Table 5.244
6.5	2195 Remove section 9.7 Embedded Controller Device	<i>Appendix C: Deprecated Content</i>
6.5	2196 Introduce unaccepted memory type - Address-RangeUnaccepted	Table 15.1
6.5	2198 Clarification to Address Space ID	Table 5.1
6.5	2203 Code First: Add APIC Structures for Loongarch in MADT (LV Jianmin)	Section 5.2.12, Section 5.2.12.20 & sections following.
6.5	2206 Add new PERSISTENT_CPU_CACHES bits to FADT Fixed Feature Flags table	Table 5.10
6.5	2210 Update reference link for the PnP BIOS Spec	Section 6.2.2
6.5	2215 Update to S4 language	Table 5.13, Section 16.1.4.1
6.5	2224 Code First - _DSC Deepest State for Configuration (Rafael Wysocki)	Table 7.3, Section 7.3.27
6.5	2228 Code First - RASF Gen2 (Samer El-Haj-Mahmoud)	Section 5.2, Table 5.5, Section 5.2.21
6.5	2233 Connection Sharing update for Serial Bus Connection Descriptor	Section 6.4.3.8.2.1, Table 6.55, Section 19.6.59
6.5	2236 Code First: Generic Port, performance data for hotplug memory (Dan Williams)	Section 5.2.16, Section 5.2.16.6, Table 5.78, Section 5.2.16.7
6.5	2239 Code First - RAS2 Error Record Local Address to System Physical Address Conversion (Samer El-Haj-Mahmoud)	Table 5.98, Section 5.2.21.2.2

continues on next page

Table 2 – continued from previous page

6.5	2241 Reserve ACPI Device ID for Audio Composition Device	Table 5.244
6.5	2245 Code First - DSD property for uefi-clock-frequency (Samer El-Haj-Mahmoud)	Table 6.39, Section 6.4.3.14, Section 19.6.157
6.5	2248 Adding WDDT name reservation into spec	Table 5.6
6.5	2250 Reserve APMT table name	Table 5.6
6.5	2253 Clarification - Time and Alarm Device methods requirements (Samer El-Haj-Mahmoud)	Section 9.17.2, Section 9.17.5, Section 9.17.6, Section 9.17.7, Section 9.17.8, Section 9.17.9, Section 9.17.10
6.5	2258 Deprecate CDIT/CRAT	<i>Appendix C: Deprecated Content</i>
6.5	2261 Reserve KEYP table name	Table 5.5
6.5	2267 Code first - EINJ updates for CXL (Thanunathan Rangarajan)	Table 18.30
6.5	2268 Updated ECR for adding APIC structures for Loongarch in MADT	Section 5.2.12, Section 5.2.12.20 & sections following.
6.5	2272 Code First - Allow FFH OpRegion (Samer El-Haj-Mahmoud)	Table 5.221, Section 5.5.2.4.2, Table 6.13
6.5	2275 MHSP table signature reservation	Table 5.5
6.5	2281 Reserve “AGDI” table signature	Table 5.5
6.5	2285 Code First - MADT GICC new flags (Samer El-Haj-Mahmoud)	Table 5.37
6.5	2287 Code First - EINJv2 (Harb Abdulhamid and others)	Table 18.25, Section 18.6.2
6.5	2293 _ADR and _UPC changes, _PDO addition for USB4 and USB-C	Section 1.10, Table 6.14, Table 9.11, Section 9.12.1, Section 9.12.2
6.5	2294 Reset Reason Health Record	Section 5.2.32.5
6.5	2296 Reserve “NBFT” table signature	Table 5.5
6.5	2297 Miscellaneous GUIDed Table Entries definition	Section 5.2.4, Table 5.5, Section 5.2.34
6.5	2298 Reserve “SWFT” table signature	Table 5.5
6.5	2303 Code First - Armv9 TRBE Support (Thanunathan Rangarajan)	Table 5.36
6.5	2309 Update of FADT Minor Version	Table 5.9
6.5	2312 Update to the HEST table and adding new error source descriptor	Table 18.2
6.5	2314 Code First - Add confidential computing extension for ACPI (Jiewen Yao)	Section 5.2.35, Section 5.2.36
6.5	2316 Add an “attribution” link to the ACPI spec	See top of this Revision History list.
6.5	2322 File name references consistency (upper/lower case)	throughout the spec
6.5	2328 Add ACPI Burst Mode Opt-Out	Table 12.20
6.5	2331 IAPC_BOOT_ARCH’s description in FADT table points to an incorrect table	Table 5.9
6.5	2332 EISAID macro corrections	Section 6.5.11, Section 19.6.65
6.5	2333 USB power data object (_PDO)	Section 9.13
6.5	2334 Power Button Override clarification	Table 4.1
6.5	2335 Comments on review draft	Section 5.2.32.5, Table 5.200
6.5	2338 Table name reservation (IERS)	Table 5.6
6.5	2345 draft spec feedback	Section 5.2.16.6, Table 5.78, and miscellaneous corrections
6.5	2346 Inclusive language update for ACPI spec	Section 1.1.1
6.4 A	2179 _BPT control method: arg2’s description is incomplete in ACPI 6.4 draft	Section 10.2.2.10

continues on next page

Table 2 – continued from previous page

6.4 A	2181 Missing new ACPI 6.4 predefined names in Table 5.173: Predefined ACPI Names	Table 5.245
6.4 A	2187 Some parts of FPDT and SDEV sections should be re-ordered	Section 5.2.28.1
6.4 A	2193 Remove section 9.4	<i>Appendix C: Deprecated Content</i>
6.4 A	2194 Remove deprecated content in section 8.4	<i>Appendix C: Deprecated Content</i>
6.4 A	2195 Remove section 9.7	<i>Appendix C: Deprecated Content</i>
6.4 A	2198 Clarification to Address Space ID	Table 5.1
6.4 A	2211 Two corrections to the Buffer 0 Return Value table	Table 6.4
6.4 A	2216 Incorrect DBPG2 reference	Table 5.6
6.4 A	2219 PPTT is missing in DESCRIPTION_HEADER Signatures for tables defined by ACPI	Table 5.5
6.4 A	2220 Document meaning behind _MEM attributes	Section 6.4.3.5.4.1
6.4 A	2221 Document architecture mapping for extended attributes in Type Specific Attributes	Section 6.4.3.5.4.1
6.4 A	2223 Code First - correct _DMA resource type example	Section 6.2.4
6.4 A	2242 Note misplaced in the Memory Resource Flag Definitions table (resource type=0)	Table 6.49, plus other sections of chapter 6.
6.4 A	2244 shareable (10 used) or sharable (3 used) in ACPI spec 6.4	Table 5.9, Table 5.245, Section 9.12
6.4 A	2254 Incorrect link in 6.4.3.7 Generic Register Descriptor	Section 6.4.3.7
6.4 A	2257 What is meant by handling an error.	Table 18.3
6.4 A	2273 _STA and _DIS Clarifications	Section 6.2.3, Section 6.3.7
6.4 A	2274 Code First - Update HW Error Notification Structure to reference SDEI	Table 18.14
6.4 A	2276 Pin Group Configuration Descriptor: Resource Identifier binary encoding incorrect	Table 6.64
6.4 A	2282 Code first - Fix incorrect reference to “Memory Aggregator Device”	Table 6.64
6.4 A	2283 Code first - BGRT table “valid” field typo	Table 5.120
6.4 A	2284 Inclusive language rename for PCCT sub-space types 3 & 4	Table 14.7, Table 14.12, Table 14.13, Section 14.5, Section 14.6.1, Section 14.6.2
6.4 A	2299 Correction for Device Power Management Objects	Section 7.3
6.4 A	2301 Invalid section reference in CopyObject ASL operator definition	Section 19.6.17
6.4 A	2304 _PLD content missing in table 6.4, spec rev 6.4	Table 6.4
6.4 A	2305 Remove orphaned reference to deprecated PPTT Type 0	Section 5.2.31.1
6.4 A	2307 Missing note numbers in Appendix B table B3	<i>Appendix B: Video Extensions</i>
6.4 A	2308 Update/Clarification to _STA	Section 6.3.7
6.4 A	2310 FADT Format clarifications	Table 5.9
6.4 A	2323 Update of FADT Minor Version for ACPI 6.4 Errata A	Table 5.9
6.4	1933 Remove obsolete DDBHandle data type	Section 19, Section 20
6.4	1975 NFIT PMTT Memory Topology	Section 5.2.22.12, Section 9.19.3
6.4	1988 VDIMM SPA Location Cookie	Table 5.147
6.4	1991 Generic Initiator clarifications	Table 5.78, Section 5.2.29.1, and Section 5.2.29.4

continues on next page

Table 2 – continued from previous page

6.4	1997 Add Fuel Gauge Support to Control Method Battery device	Section 10.2, Section 10.2.1, Table 10.3, Table 10.11
6.4	2006 Add _SB._OSC bit for native USB 4 support/control	Section 6.2.12.1.3, Table 6.13, Section 6.2.12.3
6.4	2010 Define new PCC Structure (Type 5)	Section 14.1.7, Section 14.4, Section 5.2.30.1
6.4	2044 Query ARS Capabilities Clarification	Table 9.20
6.4	2045 CXL ACPI enumeration	Table 5.244, Section 6.5.11
6.4	2056 Signature Reservation for Regulatory Graphics Resource Table (RGRT)	Table 5.6
6.4	2070 Define Address encoding for PCI BAR Target GAS structure	Table 5.2, Table 6.13
6.4	2075 Add reference to CDAT Structure from ACPI table	Section 17, https://uefi.org/acpi
6.4	2076 Reserve CEDT signature	Table 5.6, https://uefi.org/acpi
6.4	2077 Clarify CXL _CBR enumeration method	Table 6.71
6.4	2081 Add Connection Descriptor definition and macro for MIPI CSI-2	Table 6.55, Section 6.4.3.8.2.4, Section 19.6.24
6.4	2087 Add MultiProcessor Wakeup structure	Table 5.21, Section 5.2.12.19
6.4	2090 ECR for Battery Charge Limiting (BCL) mode support	Section 3.9.6, Table 6.13, Table 10.10, Table 10.6, Section 10.2.2.5
6.4	2094 New platform telemetry data table - PTDT, reservation and definition	Table 5.5, Section 5.2.32
6.4	2104 Reserve ACPI table signature for the PRMT	Table 5.6
6.4	2105 Increase FADT Major & Minor number to match next ACPI release.	Table 5.9
6.4	2108 Add new ACPI device ID for USB4 host routers	Table 5.244
6.4	2111 Add Access Components for Secure ACPI Enumerated Devices in the SDEV table	Section 5.2.28.1.1
6.4	2118 AEST table signature reservation	Table 5.6
6.4	2120 MPAM Table Name Reservation	Table 5.6
6.4	2121 HMAT updates to support systems with heterogeneous memory	Section 5.2.29.1, Section 5.2.29.4
6.4	2126 Rename SBSA Generic Watchdog and move the spec link to the UEFI website	Section 5.2.25, Table 5.138, and Section 5.2.25.2
6.4	2127 BDAT name reservation	Table 5.6
6.4	2133 Remove reference to DMA Protection Policy Table (DPPT)	Table 5.5
6.4	2137 Extend _DDC to support greater than 256 byte buffer return	<i>_DDC (Return the EDID for this Device)</i>
6.4	2138 ACPI-based Identifiers for Caches	Table 5.188, Section 5.2.31.1, Table 5.191, Table 5.192
6.4	2144 Clarify SSDT load order	Section 5.2.11
6.4	2146 Error in the HMAT System Locality Latency and Bandwidth Information Structure	Table 5.180
6.4	2150 Clarify description of CoordType in _PSD object	Table 8.1, Table 8.3, Table 8.19, Table 8.22
6.4	2156 Corrections to the FPDT	Fig. 5.8, Table 5.121, Section 5.2.24.1, Section 5.2.24.2, Section 5.2.24.3, Section 5.2.24.4, Section 5.2.24.5, Section 5.2.24.8, Section 5.2.24.9, Section 5.2.24.10
6.4	2157 Processor object cleanup missed ProcessorObj in ObjectTypeKeyword list	<i>ObjectTypeKeyword</i> , Table 19.36

continues on next page

Table 2 – continued from previous page

6.4	2159 6.3A contains incorrect heading levels for some sections	various sections
6.4	2162 Reserve ACPI table signature for the SVKL	Table 5.6
6.4	2169 IRQ macro description incorrectly refers to the IO macro	Section 19.6.67
6.4	2170 Feedback on the 6.4 draft	multiple sections; see Mantis for details
6.4	2171 Heading changes for consistency in section 19.6	Section 19.6.103, Section 19.6.104, Section 19.6.105, Section 19.6.106, and Section 19.6.107
6.4	2176 EINJ: Correction for GET_COMMAND_STATUS Action.	Table 18.18
6.4	2179 _BPT control method: arg2 description is incomplete in ACPI 6.4 draft	Section 10.2.2.10
6.4	2180 New section from ECR M2010 misplaced in ACPI 6.4 draft	Section 14.1.7
6.4	2181 Missing new items in ACPI Predefined Names table	Table 5.245
6.4	2182 Multiprocessor Wakeup Structure misplaced in spec	Table 5.21, Section 5.2.12.19
6.4	2183 Incorrect PHAT reference in Table 5-5	Table 5.5
6.4	2186 Error in sample code	Section 5.6.9.2, Section 5.6.9.3
6.4	2187 Some parts of SDEV sections should be re-ordered	Section 5.2.28.1
6.4	2191 Feedback on ACPI 6.4 draft	various sections
6.4	2197 Typos in the t-state dependency and p-state dependency tables	Table 8.19, Table 8.22
6.3 A	1952 Serious issues with Generic Serial Bus chapters	Section 5.5
6.3 A	1972 Add links to grammar definitions	Section 19.2, Section 20.2, Section 21.2.2
6.3 A	1973 Change name of TypeXOpCodes for clarity	Section 19.2, Section 20.2
6.3 A	1977 Errata for GHES_ASSIST (APEI) feature	Table 18.3, Table 18.5, Table 18.10, Table 18.15, and Section 18.7
6.3 A	1981 Minor issues with BGRT description and field names.	Table 5.120
6.3 A	1985 ASL macro definitions reversed between “For” and “Fprintf”	Section 19.3.4
6.3 A	1990 _PR0 fixes	Section 7.3.8
6.3 A	1995 Clarification to the Guaranteed Performance Register implementation	Section 8.4.6.1.1.6
6.3 A	2001 Clarifications for PCI Express AER ownership	Section 18.3.2.4, Section 18.3.2.5, Section 18.3.2.6
6.3 A	2004 Appendices numbering	Appendix A: Device Class Specifications, Appendix B: Video Extensions, Appendix C: Deprecated Content
6.3 A	2011 _DSD link in Generic Buttons Device Child Objects table	Section 9.18
6.3 A	2012 Clarify allowed values for ACPI0007 _UIDs	Section 5.2.12, Section 6.1.12
6.3 A	2021 Typo in PM_TMR_BLK field	Table 5.9
6.3 A	2022 Errors in description of “X_GPE0_BLK”	Table 5.9
6.3 A	2037 Incorrect reference in Real Time Clock Alarm	Section 4.8.2.4
6.3 A	2047 Clarifications and Fixes to the Error Injection (EINJ) section	Section 18.6

continues on next page

Table 2 – continued from previous page

6.3 A	2052 Clarify behavior of PerformanceLimitedRegister in _CPC	Section 8.4.6.1.3.2
6.3 A	2057 Clarify wording of delivered performance constraints in CPPC	Section 8.4.6.1.3.1
6.3 A	2059 EISAID Macro - missing algorithm	Section 19.3.4
6.3 A	2064 Make “DPA” definition more generic	<i>Device Physical Address (DPA)</i> , Section 9.19.7.8, Section 9.19.7.8.3
6.3 A	2067 Clarify _HID and _ADR usage	Section 6, Section 6.1, Section 6.1.1, Section 6.1.2, Section 6.1.5
6.3 A	2069 Update figure OSPM/ACPI Global System	Fig. 1.1
6.3 A	2072 Deprecate “PPTT Type 2 - Processor ID” section	Was section 5.2.29.3 in ACPI Spec 6.3
6.3 A	2098 Clarification of supported ACPI platform implementations	Table 3.3
6.3 A	2100 Correction/Clarification of _CBA description	Table 5.245
6.3 A	2109 Incorrect SLIT reference in “DESCRIPTION_HEADER Signatures for tables defined by ACPI”	Table 5.5
6.3 A	2112 _TZP questions and issues	Section 11.4.26
6.3 A	2113 Label tables in the OS Initiated section of Idle State Coordination	Section 8.4.3.2.2, Section 8.4.3.2.2.1
6.3 A	2115 Duplicate definition of RawDataBufferTerm	Section 19.2.6
6.3 A	2123 Interrupt Polarity _LL values do not agree between chapters	Section 19.6.65 and Section 19.6.67
6.3 A	2128 Some changes from ECR 1588 are missing in ACPI 6.3	Section 19.6.65
6.3 A	2140 Incorrect offsets in PCC Subspace Structures type 3 and 4	Table 14.7
6.3 A	2141 Typos in Chapters 5 and 17	Revision History, Table 5.23, Section 17.3.1, and Section 17.4.1
6.3 A	2145 Error in the PCC Type 3 and 4 subspace description	Table 14.7
6.3	1851 Extend GTDT to describe ARMv8.1 architected CNTHV timer	Section 5.2.24
6.3	1855 ARS Error Inject	Table 9-299, Section 9.20.7.7, Section 9.20.7.9.1, Section 9.20.7.12
6.3	1867 Add Trigger order to PCC Identifier structure within PDTT	Section 5.2.28
6.3	1873 Peripheral-attached Memory	Table 5-132
6.3	1883 Reserve the table names “CRAT” and “CDIT”	http://uefi.org/acpi
6.3	1893 New NVDIMM Device methods _NCH and _NBS	Section 9.20.8.1, Section 9.20.8.2
6.3	1898 PCC Operation Region	Section 5.5.2.4, Section 6.5.4, Section 19.2.7, Section 19.6, Section 20.2.5.2
6.3	1900 I3C host controller support	Table 6-190, Table 6-241
6.3	1904 Generic Initiator Affinity Structure	Section 5.2.16
6.3	1910 NVDIMM Address Range Scrubbing (ARS) interface update	Section 5.6.6, Section 9.20.7
6.3	1911 _PRD object in Table 6-186 has no definition	Appendix C
6.3	1913 New NVDIMM Device methods for Health Error Injection	Section 5.6.6, Section 9.20.8
6.3	1914 HMAT Enhancements	Section 5.2.27
6.3	1922 _HPX Enhancements	Section 6.2.9

continues on next page

Table 2 – continued from previous page

6.3	1930 ASL: Make some arguments to ASL operators optional	Section 19.6.7, Section 19.6.46, Section 19.6.63, Section 19.6.88
6.3	1931 ASL: extend Load() operator to allow table load from an ASL buffer	Section 19.6.76
6.3	1932 ASL: deprecate Unload operator	Section 19.6.146 and related references
6.3	1934 SPE support for ARM	Section 5.2.12.14, Table 5-155
6.3	1939 Error Disconnect Recover Notification	Table 5-165, Section 6.3.5
6.3	1944 Outdated copied text from PCI Firmware Spec	Section 6.2.11.3, Section 6.2.11.4
6.3	1946 Generic Initiator _OSC Bit	Section 5.2.16.6, Table 6-200
6.3	1948 Adds an “Online Capable” flag to the Local APIC, Local SPAPIC, and x2APIC structures in MADT	Tables 5-46, 5-47, 5-55, and 5-58
6.3	1958 PCC Operation Region Updates	Section 5.5.2.4, Section 19.2.7, Table 19-420, Section 20.2.5.2
6.3	1959 Update to ECR 1914	Table 5-146
6.3	1978 GT Block Timers table - update the Timer Interrupt Mode description	Table 5-126
6.3	1979 ACPI version change from 6.2 to 6.3	Table 5-33
6.3	1980 Fix link to local APIC flags in the Processor Local APIC Structure table	Table 5-46
6.2 B	1819 Errata: remove support for multiple GICD structures	Table 5-43
6.2 B	1852 Fix Inconsistent TranslateType Language	Section 19.6.33, Section 19.6.34, Section 19.6.41, Section 19.6.42, Section 19.6.109, Section 19.6.110, Section 19.6.151
6.2 B	1870 PPTT Clarifications	Section 5.2.29.1
6.2 B	1881 Incorrect reference “Memory Devices” in “5.2.21.10 Interaction with Memory Hot Plug”	Section 5.2.21.10
6.2 B	1882 Incorrect EINJ table references/link	Table 18-404
6.2 B	1894 SRAT GICC Flags Field Definition Errata	Table 5-76
6.2 B	1905 Missing description in 6.1.9 title in ACPI 6.2a	Section 6.1.9
6.2 B	1909 Update NFIT SPA Range Structure	Table 5-132
6.2 B	1929 Miscellaneous Errata	Section 19.6.38, Section 19.6.53, Section 19.6.54, Removed redundant Interrupt section (now Section 19.6.63)
6.2 B	1945 NFIT_SPA_ECR	Section 5.2.25.2
6.2 B	1951 _PXM Clarifications	Section 5.2.16, Section 5.2.16.6, Section 6.2.14, Section 6.2.15, Section 17.2, Section 17.2.1, Section 17.3, Section 17.3.1, Section 17.4, Section 17.4.1
6.2 B	1960 PWR_BUTTON description should say “power button”, not “sleep button”	Table 5-34
6.2 B	1962 Clarifications for the use of _REG methods	Section 6.5.4
6.2 B	1965 Clean up Address Space ID	Table 5-25, Table 6-238, Section 19.6.114, Section 19.2.7
6.2 B	1968 Clarifications for ACPI NamePaths	Section 5.2
6.2 A	1839 Missing space in title of ACPI RAS Feature Table (RASf)	Section 5.2, Section 5.2.20, Table 5-29
6.2 A	1837 Typos in Extended PCC subspaces (types 3 and 4)	Section 14.1.6
6.2 A	1831 Add a new NFIT Platform Capabilities Structure	Section 5.2.25.1, Figure 5-22, Table 5-131, Section 5.2.25.9

continues on next page

Table 2 – continued from previous page

6.2 A	1827 PPTT ID Type Structure offsets	Section 5.2.29.3
6.2 A	1825 Remove bits 2-4 in the Platform RAS Capabilities Bitmap table	Section 5.2.20.4
6.2 A	1820 Region Format Interface Code description	Section 5.2.25.6
6.2 A	1819 Remove support for multiple GICD structures	Section 5.2.12, Section 5.2.12.1
6.2 A	1814 PDTT typos and PPTT reference	Revision History, Section 5.2, Section 5.2.28
6.2 A	1812 Minor correction to Trigger Action Table	Section 18.6.4
6.2 A	1811 General Purpose Event Handling flow	Section 5.6.4
6.2	1795 ACPI Table Signature Reservation	Table 5-30
6.2	1781 Clarify ResourceUsage Descriptor Argument	Table 6-193
6.2	1780 Add DescriptorName to PinFunction and Pin-Config Macros	Section 19.6.102 and Section 19.6.103
6.2	1770 Update Revision History	Revision History
6.2	1769 FADT Format: ACPI Version update to reflect 6.2 versus 6.1	Table 5-33
6.2	1755 Deprecate PCC Platform Async Notifications	Section 14.4, and Section 14.5.1
6.2	1743 PinGroupFunctionConfig resource descriptors update	Section 6.4.3.11, Section 6.4.3.12, Section 6.4.3.13
6.2	1738 PCIEXP_WAKE Bits description updates	Table 4-15, Table 4-16, and Table 5-34
6.2	1731 Software Delegated Exception HW error notification	Section 18-394
6.2	1725 NVST Updates - NFIT ARS Error Injection	Section 9.20.7.9, Section 9.20.7.10, and Section 9.20.7.11
6.2	1724 NVST Updates - Platform RAS Capabilities Updates	Section 5.2.20.4
6.2	1723 NVST Updates - Translate SPA DSM Interface	Section 2.1, Section 9.20.7.8
6.2	1722 NVST Updates - ARS Updates	Section 2.1, Section 9.20.7.2, Section 9.20.7.4, Section 9.20.7.5, and Section 9.20.7.6
6.2	1721 NVST Updates - Labels	Section 2.1, Section 5-184, and Section 6.5.10
6.2	1717 ASL Grammar Update for Reference Operators	Section 19.2
6.2	1714 Reserve the table name “SDEI”	Table 5-30
6.2	1705 Add Heterogeneous Memory Attributes Tables (HMAT)	Section 5.2, Section 5.6.6, Section 5.6.8, Section 6.2, Section 6.2.18, and Section 17.4
6.2	1703 Time & Alarm Device _GCP new bits	Section 9.18.2
6.2	1680 Pin Group, Pin Group Function and Pin Group Configuration Descriptors and Macros	Table 6-224 and Section 6.4.3.10
6.2	1679 Pin Configuration Descriptor and Macro	Table 6-224 and Section 6.4.3.10
6.2	1677 CPPC Registers in System Memory	Section 6.2.11.2 and Section 8.4.7.1
6.2	1674 GHES_ASSIST Proposal	Section 18.3.2
6.2	1669 FADT HEADLESS flag should be valid for HW_REDUCED_ACPI platforms	Section 5.2.9
6.2	1667 Processor Properties Topology Table (PPTT)	Section 5.2.29
6.2	1659 Master Slave PCC channels	Chapter 14, Platform Communications Channel (PCC)
6.2	1656 SRAT Support for ITS	Section 5.2.16
6.2	1650 CPPC Support for Multiple PCC Channels	Table 6-200 and Section 8.4.7.1.9
6.2	1649 ECR: Minor updates to IA-32 Architecture Deferred Machine Check	Section 18.3.2.10
6.2	1645 Add _STR Support for Thermal Zones	Section 6.1, Section 6.1.10, Section 11.4, Section 11.4.14, and Section 11.7.1

continues on next page

Table 2 – continued from previous page

6.2	1632 Secure Devices Table (SDEV)	Table 5-30
6.2	1611 Add a _PPL object to processor devices	Section 8.4.7
6.2	1597 ASL For() Conditional Loop Macro	Section 19.6.51, Section 19.2.5, Section 19.2.6, and Section 19.3.4
6.2	1588 Clarification on Interrupt Descriptor Usage for “Interrupt Combining”	Section 6.2.11.2, Section 6.4.3.6, Section 19.6.62
6.2	1585 Reserve table signature “WSMT, ” with reference to ACPI links page for more details	Table 5-30
6.2	1583 Diverse Highest Processor Performance	Table 5-158 and Table 6-200
6.2	1578 Function Config Descriptor and Macro	Table 6-213 and Section 6.4.3.9
6.2	1576 Platform Debug Trigger Table (PDTT)	Section 5.2.28
6.2	1573 Extensions to the ASL Concatenate operator	Section 19.2.6 and Section 19.6.12
6.2	1569 Add new introduction (background) section	Background chapter
6.1 Errata A	1796 Clarify that Type 1 can never support Level triggered platform interrupt	Section 14.1.4
6.1 Errata A	1785 Lack of clarity on use of System Vector Base on GICD structures	Section 5.2.12.15
6.1 Errata A	1783 Clarification on Interrupt Descriptor Usage for Bit [0] Consumer/Producer	Table 6-237
6.1 Errata A	1760 Typo - incorrect bit offsets in the PM1 Enable Registers Fixed Hardware Feature Enable Bits table.	Table 4-16
6.1 Errata A	1758 Minor Errata in ERST tables, Serialization Instruction Entry and Injection Instruction Entry.	Table 18-399 and Table 18-405
6.1 Errata A	1756 Errata: Ensure non-secure timers are accessible to non-secure in the Flag Definitions: Common Flags table.	Table 5-126
6.1 Errata A	1740 Errata in section 9.13: wrong reference	Section 9.13
6.1 Errata A	1715 0 is a valid GSIV for the secure EL1 physical timer in GTDT	Table 5-120
6.1 Errata A	1687 Typo in the Reserved field of the GIC ITS Structure table.	Table 5-66
6.1 Errata A	1686 Clarification of the FADT HW_REDUCED_ACPI flag description in the FADT Format table.	Table 5-33
6.1 Errata A	1676 Clarifications for the ASL Buffer (Declare Buffer Object)	Section 19.6.10
6.1 Errata A	1671 Typo in Memory Affinity Structure table	Section 5-72
6.1 Errata A	1670 Update for _OSI return value	Section 5.7.2
6.1 Errata A	1664 Clarification of the RSDP Structure table, Revision description.	Table 5-66
6.1 Errata A	1662 Clarification of the Generic Communications Channel Command Field table.	Table 14-370
6.1 Errata A	1661 typos in the Generic Communications Channel Status Field table and the Platform Notification section.	Table 14-371 and Section 14.5
6.1 Errata A	1660 type in the Generic Communications Channel Shared Memory Region table	Table 14-369
6.1 Errata A	1651 LPI Clarifications	Section 8.4.4.3

continues on next page

Table 2 – continued from previous page

6.1 A	Errata	1644 Mismatch of mantis number 1449 vs. change description	Revision History
6.1 A	Errata	1643 Incorrect row order in GET_EXECUTE_OPERATION_TIMINGS table	Table 18-397
6.1 A	Errata	1642 Clarifications and fixes to _PSD and _TSD	Table 5-184
6.1 A	Errata	1639 _WPC and _WPP are missing in the Predefined ACPI Names table.	Table 5-164
6.1 A	Errata	1616 Clarify which processor ID to use in the EINJ for ARM	Table 18-403
6.1 A	Errata	1606 Errata: typos in the Interrupt Resource Descriptor Macro definition	Section 19.6.62
6.1 A	Errata	1602 Updates to the PMC Method Result Codes table	Table 10-338
6.1 A	Errata	1601 Typos in the _CPC Implementation Example	Section 8.4.7.1.11
6.1 A	Errata	1600 Typos in PCC Subspace Structure Type 1 and Type 2.	Table 14-366 and Table 14-367
6.1 A	Errata	1599 Add clarification to existing text (_OSC Control Field via arg3)	Table 6-202
6.1 A	Errata	1591 ASL grammar clarification for “executable” AML opcodes	Section 5.4
6.1 A	Errata	1589 Wireless Power Calibration Device ACPI ID not defined	Section 10.5 (Table 10-292 removed) and Table 5-163
6.1 A	Errata	1582 Clarification for Time and Alarm wake description	Section 9.18.1
6.1 A	Errata	1581 Processing Sequence for Graceful Shutdown Request - need to update section 6.3.5.1 to reflect change	Table 5-166 and Section 6.3.5.1
6.1 A	Errata	1579 typos	Table 5-130 and Table 5-131
6.1 A	Errata	1577 BGRT Image Orientation Offset	Table 5-107
6.1 A	Errata	1572 Update ASL grammar to support multiple Definition Blocks	Section 19.2.3
6.1 A	Errata	1571 Update AML Filename description for ASL DefinitionBlock operator	Section 19.6.28
6.1 A	Errata	1552 GIC Redistributor base address language in GICC leaves room for ambiguity	Table 5-60
6.1 A	Errata	1549 Errata: wrong offset in Generic Communications Channel Shared Memory Region table.	Table 14-369
6.1		1527 Qualcomm feedback on ACPI 6.1 draft 2	Throughout
6.1		1524 Strange hotlink	Section 5.7.5
6.1		1514 Comments against 6.1 Draft from HPE	Minor corrections and fixed typos throughout document, especially Section 9.20.7.2
6.1		1512 Microsoft feedbacks on ACPI 6.1 draft 2	Section 5.2.25, Section 9.20.7, Section 18.3.2
6.1		1503 Editorial comments against 6.1 Draft 1	Throughout—draft corrections & typos
6.1		1500 ACPI 6.1 - Graceful Shutdown (Device Object Notification)	Table 5-166
6.1		1499 _FIT and _MAT ASL nits in 6.0 and 6.1 Draft	Section 6.2.10, Section 6.5.9
6.1		1490 ACPI Version update to reflect 6.1 versus 6.0	Table 5-33

continues on next page

Table 2 – continued from previous page

6.1	1483 NFIT SPD extensions and clarifications	Section 5.2.25x, Section 6.5.9, Section 9.20x
6.1	1478 Wireless Power Calibration ACPI Device	Section 10.5 & Section 10.6
6.1	1427 Addition to Memory Device State Flags in NFIT	Table 5-133
6.1	1395 _DSM interfaces associated with NVDIMM-N objects	Section 9.20.2x through Section 9.20.7
6.1	1384 ERST/EINJ max wait time	Table 18-397, Table 18-404
6.1	1367 Interrupt-signaled Events	Section 4.1.1.1 Section 5.6, , Section 5.6.10, Section 5.6.4, Section 5.6.5 Section 5.6.5.2, Section 6.2.11.2, Section 7.3.13, Section 18.3.2.7.2, Section 18.4, and added
6.1	1356 ARM APEI extensions	Section 18.3.2.7, Section 18.3.2.8, Section 18.3.2.9
6.1	1326	Section 2.2, Table 5-37, Section 7.4.2.5, Section 15, Table 15-374, Section 16.1.4
6.0 Errata	1488 Typo on description of PkgLength encoding (ACPI v6.0, section 5.4)	Section 5.4
6.0 Errata	1487 The Length of GIC ITS Structure is wrong	Table 5-66
6.0 Errata	1470 Region Format Interface Code clarification	Table 5-137
6.0 Errata	1462 5.2.21 Errata	Section 5.2.21
6.0 Errata	1461 5.2.21.10 Clarification	Section 5.2.21.10
6.0 Errata	1449 Graceful Shutdown Request (Device Object Notification Values)	Section 2.1, Table 5-44, Section 5.2.12.6, Table 5-51, Section 5.2.12.9, Section 5.2.12.14 through Section 5.2.12.18, Section 5.2.25, Section 5.6, Table 6-193, Table 6.2.10, Table 6-249, Table 6.5.9
6.0 Errata	1445 Section 19.6.99 “Package” of the specification needs updating	Section 19.6.100
6.0 Errata	1444 GTDT CntReadBase Physical address should be optional	Section 5.2.24
6.0 Errata	1433 Time and Alarm _GCP changes in support of wakes from S4/S5	Section 9.18.2
6.0 Errata	1432 Errata - Explicit Data Type Conversions	Section 19.3.4, Section 19.3.5.2, Section 19.3.5.3
6.0 Errata	1406 NFIT RAMDisk Update	Section 5.2.25.2
6.0 Errata	1403 Two distinct definitions of the MADT have the same revision number	Table 5-43
6.0 Errata	1393 In FADT: if X_DSMT field is non-zero, DSDT field should be ignored or deprecated	Table 5-33
6.0 Errata	1392 Incorrect length in the GIC ITS Structure	Table 5-66
6.0 Errata	1386 Clarify APEI vs UEFI runtime variable support	Table 18-397
6.0 Errata	1385 ACPI 6.0 typo and table misnumbering	Section 18.5.2.1
6.0 Errata	1380 Unnecessary restrictions to FW vendors in ordering of GIC structures in MADT	Section 5.2.12.14
6.0 Errata	1378 Duplication of table 5-155/156, section mismatch in GIC redistributor	Table 5-175 & Table 5-180 duplicates removed, Section 5.2.12.17
6.0 Errata	1374 section mismatch: _CCA method belongs to section 6.2 Device Configuration Objects?	Table 6-189/Table 6-193
6.0 Errata	1372 Fix inconsistency for _PXM method in section 17	Section 17.2.1, Section 17.3.2

continues on next page

Table 2 – continued from previous page

6.0 Errata	1368 Various errata fixes and clarifications in chapter 18 APEI	Section 18.3.1, Section 18.3.2.7.1, Section 18.5.1, Section 18.6.1, Section 18.6.2, Section 18.6.4
6.0 Errata	1361 Clarify _PIC Method on ARM	Section 5.8.1
6.0 Errata	1289 replace use of the term “BIOS” with more accurate descriptions	Throughout spec
6.0 Errata	1154 Ensure that ACPI and UEFI specs agree on the treatment of “holes” in the memory map	Section 15.4
6.0	1344 Sharing of Connection Resources, NOTE: The changes were included in ACPI 6.0, but was missed in the ACPI 6.0 Revision History	Section 5.5.2.4.6 through Section 5.5.2.4.6.3.9 Section 19.6.15
6.0	1370 Changes needed for ACPI 6.0: persistent memory S4 behavior	Section 16.3.4
6.0	1359 Vendor Range for E820 Address Types and UEFI memory Types	Table 15-374
6.0	1354 Disambiguation of _REV	Section 5.7.4
6.0	1343 Comments against v6.0 Final Draft	Section 18.6.2, Section 18.6.4
6.0	1340 comment against the Final Draft: Minor errata in register fields of LPI example	Section 8.4.4.3.4
6.0	1332 Fixes for ACPI 6.0 Draft March 2	Table 5-37, Section 5.2.25.2, Table 5-132
6.0	1328 ACPI 6.0 Draft feedback - Mantis 1228	Table 5-62
6.0	1337 Missing reference in Extended Address Space Descriptor Definition, Section 6.4.3.5.4	Section 6.4.3.5.4
6.0	1333 ACPI 6.0 March2 Draft Feedback - Bits and NFIT related	NFIT throughout
6.0	1329 ACPI 6.0 Feb 18 Draft - Follow consistent notation for Bits and Bytes ranges	throughout
6.0	1327 ACPI 6.0 Feb 18 draft feedback - NFIT related	NFIT throughout
6.0	1324 ACPI 6.0 Feb 5 Draft1 Feedback2 - Mantis 1250	Section 5.2, Section 5.2.25, Section 6.1.1, Section 5.6.6
6.0	1320 ACPI 6.0 Feb 5 Draft1 Feedback - Mantis 1250	Section 5.2, Section 5.2.25, Section 6.1.1, Section 5.6.6
6.0	1319 Comment against ACPI 6.0 Draft 1 concerning Mantis 1279	Section 19.1, Section 19.6.3, Section 19.6.5, Section 19.6.26, Section 19.6.31, Section 19.6.60, Section 19.6.61Section 19.6.68 - Section 19.6.74, Section 19.6.78Section 19.6.85, Section 19.6.86, Section 19.6.92
6.0	1312 Add USB-C Connection support to _UPC	Table 9-293, Section 9.14
6.0	1306 New ACPI Version Placeholder	Table 5-33
6.0	1302 Errata on reference in section 6.2.11.2 Platform-Wide OSPM Capabilities	Section 6.2.11.2
6.0	1294 Typo in section 5.7.2: “Section” used when “Table” was meant	Section 5.7.2
6.0	1293 Reserve “STAO” and “XENV” table signatures	Table 5-30
6.0	1292 A Missing space in first paragraph of Section 2.4	Section 2.4
6.0	1284 Battery ACPI ECR	Section 5-184, Section 10.2.2.7, Table 10-329, Section 10.2.2, Table 10-331
6.0	1282 AML: Improve Disassembly of Control Method Invocations	Section 19.6.44, Section 20.2.5.2, Section 20-440
6.0	1281 ASL Printf and Fprintf Debug MacrosTable 10-331Table 10-331	Section 19.2.5, Section 19.2.6, Section 19.3.4, Section 19.3.5.2, Section 19.3, Section 19.4, Section 19.6.52, Section 19.6.107

continues on next page

Table 2 – continued from previous page

6.0	1280 ASL Helper Macro for _PLD (Physical Location of Device) - ToPLD()	Section 19.2.6, Section 19.3.4, Section 19.3.5.2, Section 19.4, Section 19.5, Section 19.6.140
6.0	1279 ASL Extensions for Symbolic Operators and Expressions (ASL 2.0)	Section 19.1, Section 19.6.3, Section 19.6.5, Section 19.6.26, Section 19.6.31, Section 19.6.60, Section 19.6.61, Section 19.6.68 - Section 19.6.74, Section 19.6.78, Section 19.6.85, Section 19.6.86, Section 19.6.92
6.0	1265 Missing word in figure 1-1	Figure 1-1
6.0	1264 Device Power Management Clarifications	Section 2.3, Section 2.3.1, Section 3.3.1, Section 3.3, Section 3.4, Section 3.4.2, Section 3.4.3, Section 3.4.3, Section 3.4.4x), Section 7, Section 7.1, Section 7.2x, Section 7.3
6.0	1262 New Thermal Zone Objects	Table 5-184, Section 11.1.5.1, Section 11.4.8, Section 11.4.21
6.0	1261 _OSC, add OS→Platform information to communicate >16 p-states are supported	Table 6-200
6.0	1258 Standby Thermal Trip	Section 11.4.5
6.0	1253 Clarification of S5 (Soft-Off) and S1~S4 Sleeping States	Section 2.4, Section 3.9.4, Section 4.7, Section 4.8.2.3, Section 4.8.3.2.1, Section 7.3.1
6.0	1252 Incorrect Indentation in first page of Section 3	Section 3
6.0	1250 Support for Non-Volatile Memory Firmware Interfaces	Section 5.2, Section 5.2.25, Section 6.1.1, Section 5.6.6
6.0	1241 PCC and level interrupts for HW reduced platforms	Section 14.1.2, Section 14.1.5
6.0	1232 Deprecate Processor Keyword	Table 5-46, Table 5-52, Section 5.2.12.10, Section 5.2.12.12, Section 8.4, Section 11.7.1, Section 11.7.2, Section 19.6.30, Section 19.6.108
6.0	1231 Adjust max p-states	Section 2.6
6.0	1230 Adding Support for Faster Thermal Sampling	Table 6-200, Table 5-184, Section 11.4.17, Section 11.4.22, Section 11.6
6.0	1229 Reserve IORT and support for ARM GICv3/4 ITS in MADT	Table 5-29, Table 5-45, Section 5.2.12.18
6.0	1206 Clarify _HID/_CID/_CLS usage model	Section 6.1, Section 6.1.5, Section 6.2x
6.0	1203 CPPC heterogeneous performance capabilities	Section 8.4.7, Section 8.4.7.1.10
6.0	1197: MADT Efficiency Classes and wording change for MP Parking update	Table 5-60
6.0	1176 FADT Hypervisor Vendor Identification Support	Table 5-33
6.0	1171 Extend Address Ranger Types and UEFI Memory Type to comprehend persistent memory.	Table 5-37, Section 6.4.3.5.4.1, Section 15, Table 15-379, Section 15.4, Table 15-380
6.0	1152 Support for Platform-specific device reset	Section 7.3.25 and Section 7.3.26 t, Table 7-255 Table 7-256
6.0	1132 Generic Button(s) Abstraction	Table 5-183, Add new Section 9.19 and following
6.0	1125 ACPI Low Power Idle Table (LPIT) and _LPD proposal	Section 5.6.7, Section 5.6.8, Table 6-200, Section 7.1, Section 7.2.5, Section 7.4.2.1, Section 8.4, Section 8.4.1, Section 8.4.2, Section 8.4.2.1, Section 8.4.3.1
5.1 Errata	1265 Missing word in figure 1-1	Figure 1-1
5.1 Errata	1252 Incorrect Indentation in first page of Section 3	Section 3

continues on next page

Table 2 – continued from previous page

5.1 Errata	1243 Clarify whether or not the FACS is optional or not	Section 5.2.9, Table 5-33
5.1 Errata	1233 Fix broken Link and Example for _CLS	Section 6.1.3
5.1 Errata	1228 Present GIC version in MADT table	Table 5-62
5.1 Errata	1196 Table reference in Section 9.8.3.2 is Incorrect	Section 9.9.3.2
5.1 Errata	1193 Parking protocol field link is incorrect	Section 5.2.12.14, Table 5-60
5.1 Errata	1190 Table references in Section 18 - ACPI Platform Error Interfaces (APEI) are incorrect	Table 18-383, Table 18-385
5.1 Errata	1189 _CCA attribute default value description does not work for ARM systems	Section 6.2.17
5.1	1181 MADT GICC table definition is wrong	Table 5-61, 5.2.12.14
5.1	1180 FADT minor version byte length is wrong	May-34
5.1	1179 Errors in GTDT Section of 5.1 draft	5.2.24, 5.2.24.1, Tables 5-115, 5-118, 5-121, 5-122
5.1	1175 Bad section reference in ACPI 5.1	19.2.3
5.1	1164 Modifications to UEFI Forum ownership of PNP ID and ACPI ID Registry	6.1.5
5.1	1161 Misc typos in draft documents	5.2.1.6, 5.2.16.4, 5.2.24, 5.2.12.14, 5.2.24.1.1, Table 5-74, Table 5-115-116, Table 5-118-119, Table 5-121, Table 5-61, 5-61 8.4.5.1, 8.4.5.1.2.3 Table 6-162, Table 8-229, RM duplicates from 1123/1130:8.4.5.1.31.1
5.1	1160 ACPI 5.1 draft corrections related to _DSD (SEE #1126)	6.2.5, Table 5-148 & 6-157
5.1	1157 Reserve ACPI Low Power Idle Table Signature “LPIT”	Table 5-31
5.1	1155 Updates to M1133 MADT	Table 5-63, 5-64
5.1	1151 Bug in ASL example code	PRT3 code example following Figure 9-49
5.1	1149 GTDT changes for new GT Configurations	5.2.24, 5.24.1x
5.1	1136 Add a Notification Type for System Resource Affinity Change Event	Table 5-119 Device Object Notifications, new 17.2.2
5.1	1134 FADT changes for PSCI Support on ARM platforms	Table 5-34, 5-36, New table 5-37
5.1	1135 PCC Doorbell Protocol for HW-Reduced Platforms	14.1.1, 14.1.2-4, 14.2.1-2, 14.3-4
5.1	1133 MADT Updates for new GICs	5.2.12.15-17, Table 5-43, 5.2.12 table 5-45, 5-60, 5-61, 5-63, 5-66
5.1	1131 Per-device Cache-coherency Attribute	6.2, 6.2.16, Was Table 6-142→Table 6-153
5.1	1126 Add _DSD Predefined Object– “DeviceSpecific Data” properties	Was Table 5-133 & 6-142 now→5-148 & 6-157
5.1	1123 CPPC Performance Feedback Counter Change, 1130 CPPC2, [overlapping/duplicate tickets]	Tables 5-126, 8.4.5, 8.4.5.1x , 8.4.5.1, 8.4.5.1.3.1-4
5.1	1116 Add x2APIC and GIC structure for _MAT method	6.2.10
5.0 B	1145 Support GICs in proximity domain	5.2.16 5.2. new section 16.4 new tables, 6.2.13 Table 5-65
5.0 B	1144 Fix the gap for Notify value description	5.6.6, new tables: Table 5-132, 5-133
5.0 B	1142 Error Source Notifications	18.3.2.6.2, 18.4, Table 18-290
5.0 B	1117 Move http://acpi.info/links.htm content to UEFI Forum Website	1.10, 5.2.4, 5.2.22.3, 5.2.24, 5.6.7, 9.8.3.2, 13, 13.2.2 A.2.4, A.2.5, Tables 5-31, 5-60, 5-133

continues on next page

Table 2 – continued from previous page

5.0 B	1113 Typos in ACPI 5.0a	Table 6-184
5.0 B	1148 Inconsistent BIX object description/example	Was Table 10-234→10-250
5.0 B	1143 Typos in ACPI 5.0a	6.1.8, 8.4.1
5.0 B	1102 Clarify Use of GPE Block Devices in Hardware-Reduced ACPI	3.11.1, 4.1, 9.10
5.0 B	Mantis 1114 Lack of description on Bit 4 of _STA	6.3.7
5.0 A	Jira 51 incorrect type information	Table 19-322
5.0 A	Jira 50 Misspelling of “management”	3.1
5.0 A	Jira 49 Updated description of DerefOf to specify behavior when attempt is made to de-reference a reference (via Index) to a NULL (empty) package element.	19.5.29
5.0 A	Jira 48 Text changes to change PM Timer from required to optional	4.8.1.4, 4.8.2.1, 4.8.3.3, 5.2.9
5.0 A	Jira 46 Figure 5-29 is a printer killer	Fig 5-29
5.0 A	Jira 45 Typos in Figure 5-30	Fig 5-30
5.0 A	Jira 44 Link issues in table 5-133	Table 5-133
5.0 A	Jira 43 Invalid AddressSpaced keywords in example ASL code, orphan _REG	6.5.4
5.0 A	Jira 42 Serious bug in ASL example code for _OSC	6.2.10.4
5.0 A	Jira 41 Fix problems with PCC address space description	14.5
5.0 A	Jira 40 Issues with _GRT and _SRT Buffer description	9.18.3, 9.18.4
5.0 A	Jira 39 Clarification needed for _CST	Table 8-206
5.0 A	Jira 38 Incorrect field name in “Generic Register Descriptor”.	6.4.3.7
5.0 A	Jira 37 Clarifications for _CPC method	8.4.5.1.2.1-2
5.0 A	Jira 36 Restore legality of module-level executable AML code.	19.1.3
5.0 A	Jira 35 ASL grammar: “UserTerm” is confusing	19.1
5.0 A	Jira 34 Description of _GTM has a bad line with very large font	9.8.2.1.1
5.0 A	Jira 33 Missing information in _CPC description	8.4.5.1
5.0 A	Jira3 2 Error in description of _REG method	6.5.4
5.0 A	Jira 31 Clarify length field for Serial resource descriptor	6.4.3.8.2, Table 6-190
5.0 A	Jira 30 Argument descriptions in incorrect order for resource descriptors	19.5.41, 19.5.101
5.0 A	Jira 29 Issues with memory descriptors (grammar and macros)	19.1, 19.5
5.0 A	Jira 28 Problems with ASL grammar entry for DWord-Memory	19.1.8
5.0 A	Jira 27 Problems with Unicode description for _MLS method	6.1.7
5.0 A	Jira 26 Incorrect grammar for “32-bits” and “64-bits”	Throughout spec
5.0 A	Jira 25 Incorrect table reference in 19.2.5.4	19.2.5.4
5.0 A	Jira 24 Resource Descriptor tables – formatting issues	6.4
5.0 A	Jira 23 Interrupt Descriptors: Wake bit should be split from Share bit	6.4
5.0 A	Jira 22 ASL grammar for ObjectType operator is incorrect	19.1.6
5.0 A	Jira 21 ASL grammar is missing description of type 6 opcodes	19.1.5

continues on next page

Table 2 – continued from previous page

5.0 A	Jira 20 Problems with table 5-31 (reserved ACPI table signatures)	Table 5-31
5.0 A	Jira 19 Clarify description of _BQC method	B.5.4
5.0 A	Jira 18 Fix for EC OpRegion availability example	5.2.15
5.0 A	Jira 17 Clarify meaning of BGRT status field	Table 5-97
5.0 A	Jira 16 Correction to _DSM example	9.14.1
5.0 A	Jira 15 Clarify _DSM backward compatibility requirement and example	9.15.1
5.0 A	Jira 14 Description of _CPC is missing definition of unsupported optional registers	8.4.5.1
5.0 A	Jira 13 Incorrect _PLD name expansion	Table 5-133, 6.1.8
5.0 A	Jira 12 PLD description needs clarification	6.1.8
5.0 A	Jira 11 Errata forwarded from HP	5.2.24, 5.6.5.3
5.0 A	Jira 10 More issues with ACPI table 5-133	Table 5-133
5.0 A	Jira 7 Error in QWordIO, ExtendedIO descriptions	19.5.41, 19.5.101
5.0 A	Jira 6 Appendix A is now misnamed in ACPI 5.0	Appendix A
5.0 A	Jira 5 PARTIAL–Need group agreement–Method _GTS and _BFS are unused, should be removed from ACPI spec.	7.3, 7.3.3, 16.1, 16.1.6-7, fig. 7-204
5.0 A	Jira 4 Table 5-133 - issues with _Sx methods	Table 5-133
5.0 A	Jira 3 Issues with predefined names table (table 5-133)	Table 5-133
5.0 A	Jira 2 Description of new sleep control register incorrect	Table 4-24
5.0 A	Jira 1 SystemCMOS keyword inconsistencies	Table 5-114, 5.5.2.4.1, 6.5.4 19, 5.96, 9.15.1-2, 19.5.96, 20.2.5.2
5.0	Ptec-002	5.2.6
5.0	MSFT-020 Enumeration Power Controls	7.2.7, 7.2.12
5.0	MSFT-019 GTDT table	5.2.24
5.0	MSFT_0018 Locking Targets from AML	5.7.5
5.0	MSFT-0017 PLD clarification for handheld form factors	5.1.8
5.0	MSFT-0016 Extended GPIO-signaled Event Numbers	5.6.5.3
5.0	MSFT-0015 (0.1) D3 Cold Errata	7.2.1, 7.2.18 through 7.2.22
5.0	MSFT-0014	5.2.23
5.0	MSFT-0013 _ADR for SIO	6.2
5.0	MSFT-0012 ROM (Get ROM Data)	5.6.6, 9.16
5.0	MSFT-010 Reserved Table Signatures	5.2.6
5.0	MSFT-0009 (0.4)TimeAndAlarmDevice Modification	9.18
5.0	MSFT-0008 Collaborative Processor Performance Control	8.4.5
5.0	MSFT-0007 Platform Communications Channel added (new ch. 14)	Ch 14 (new)
5.0	MSFT-0007-0008 Platform Communication Channel and CPPC changes	Ch 14 (new)
5.0	MSFT-0006 SPB Abstraction	3.11.3, 5.5.2.4.5.x, 6.4.3.8.2, 6.5.8, 18.1.3, 18.1.6, 18.1.7, 18.5.44, 18.5x, 19.2.5.2
5.0	MSFT-0005 GPIO Abstraction	5.5.2.4.x, 5.6, 5.6.5.x, 6.4.3, 6.3.8.x, 18.5.51, 18.5.52, 18.5.89
5.0	MSFT-0004 (0.2) Fixed DMA Descriptor	6.4.2.9, 18.5.50
5.0	MSFT-0003 Device identification	6.1, 6.1.3, 6.1.5, 6.1.6, 6.1.9

continues on next page

Table 2 – continued from previous page

5.0	MSFT-0002 Interrupt Descriptors for Generic Interrupt Controller	5.2.11, 5.2.14-15
5.0	MSFT-0001 HW-reduced ACPI	3.11.x, 4, 4.1.x, 4.3.7, 5.2.9, 5.2.9.1, 6.4.2.1, 6.4.3.6, 7.2.11, 7.3.4, 9.6, 12, 12.1, 12.6, 12.11, 12.11.1, 15, 15.1.x, 15.3, 15.3.1.x, 18.5.55, 18.5.57
5.0	INTC-0014 Remove a line (reference) not needed	A.2.3
5.0	INTC-0013	n/a
5.0	INTC-0012 fix AML opcode table	19.3
5.0	INTC-0011 fix table offsets	18.6.x (tables)
5.0	INTC-0010 Update Constant Descriptions	18.5.88, 18.5.89, 18.5.104, 18.5.136
5.0	INTC0009 RASF	5.2.20.x
5.0	INTC-008	5.2.6
5.0	INTC-006 Fixed Example	6.2.10.4
5.0	INTC-005 Update Package Description	18.5.92
5.0	INTC-004 Table Definition Language	20, 21.x
5.0	INTC-003 MPST	6.1, 6.1.3, 6.1.5, 6.1.6, 6.1.9
5.0	INTC-002 EINJ	17.6.1, 17.6.3, 17.6.5
5.0	INTC-001 (0.8) Firmware Performance Data Table (FPDT)	5.2.20.4, 5.2.20.6
5.0	INTC-001 Firmware Performance Data Table (FPDT) (0.4)	5.2.19- 5.2.20.6
5.0	HP-0002 Additional Hardware Error Notification Types	18.3.2.7
5.0	HP-0001 (0.2) BMC Requested Graceful Shutdown	5.6.5, 6.3.5
5.0	ACPI4.0 _DSM function 0 clarification	9.14.1
5.0	AMD-002 0.3 ROM (Get ROM Data)	B.3.3
4.0a	Errata corrected and clarifications added.	2.2, 5.2.6, 5.2.12.4, 5.2.18, 5.5.2.4.3.1, 5.6.5, 5.6.6, 5.6.7, 6.4.2.8, 6.4.3.5.1-3, 6.5.7, 8.4.3.4, 8.4.4.5, 8.4.5, 9.2.5, 9.8.2.1.1, 9.10, 9.13, 10.4.1, 10.1.3.1, 10.2.2, 10.2.1.1-2, 10.2.2.8, 10.2.2.9, , 10.3, 10.3.3, 10.4, 10.3.4, 10.4.1, 10.5, 15.1, 17.1, 17.3.1, 17.3.2.6.1, 17.3.2.6.2, 17.4, 17.5.1.1, 17.6.1, 17.6.3, 18.1.8, 18.5.44, 18.5.89, 18.5.101
4.0	Major specification revision. Clock Domains, x2APIC Support, Logical Processor Idling, Corrected Platform Error Polling Table, Maximum System Characteristics Table, Power Metering and Budgeting, IPMI Operation Region, USB3 Support in _PLD, Re-evaluation of _PPC acknowledgement via _OST, Thermal Model Enhancements, _OSC at _SB, Wake Alarm Device, Battery Related Extensions, Memory Bandwidth Monitoring and Reporting, ACPI Hardware Error Interfaces, D3hot.	n/a
3.0b	Errata corrected and clarifications added.	n/a
3.0a	Errata corrected and clarifications added.	n/a

continues on next page

Table 2 – continued from previous page

3.0	Major specification revision. General configuration enhancements. Inter-Processor power, performance, and throttling state dependency support added. Support for > 256 processors added. NUMA Distancing support added. PCI Express support added. SATA support added. Ambient Light Sensor and User Presence device support added. Thermal model extended beyond processor-centric support.	n/a
2.0c	Errata corrected and clarifications added.	n/a
2.0b	Errata corrected and clarifications added.	n/a
2.0a	Errata corrected and clarifications added. ACPI 2.0 Errata Document Revision 1.0 through 1.5 integrated.	n/a
2.0 Errata Rev. 1.5	Errata corrected and clarifications added.	n/a
2.0 Errata Rev. 1.4	Errata corrected and clarifications added.	n/a
2.0 Errata Rev. 1.3	Errata corrected and clarifications added.	n/a
2.0 Errata Rev. 1.2	Errata corrected and clarifications added.	n/a
2.0 Errata Rev. 1.1	Errata corrected and clarifications added.	n/a
2.0 Errata Rev. 1.0	Errata corrected and clarifications added.	n/a
2.0	Major specification revision. 64-bit addressing support added. Processor and device performance state support added. Numerous multiprocessor workstation and server-related enhancements. Consistency and readability enhancements throughout.	n/a
1.0b	Errata corrected and clarifications added. New interfaces added.	n/a
1.0a	Errata corrected and clarifications added. New interfaces added.	n/a
1.0	Original Release.	n/a

Overview

The following provides a high-level overview of the Advanced Configuration and Power Interface (ACPI). To make it easier to understand ACPI, this section focuses on broad and general statements about ACPI and does not discuss every possible exception or detail about ACPI. The rest of the ACPI specification provides much greater detail about the inner workings of ACPI than is discussed here, and is recommended reading for developers using ACPI.

History of ACPI

ACPI was developed through collaboration between Intel, Microsoft*, Toshiba*, HP*, and Phoenix* in the mid-1990s. Before the development of ACPI, operating systems (OS) primarily used BIOS (Basic Input/Output System) interfaces for power management and device discovery and configuration. This power management approach used the OS's ability to call the system BIOS natively for power management. The BIOS was also used to discover system devices and load drivers based on probing input/output (I/O) and attempting to match the correct driver to the correct device (plug and play). The location of devices could also be hard coded within the BIOS because the platform itself was non-enumerable. These solutions were problematic in three key ways. First, the behavior of OS applications could be negatively affected by the BIOS-configured power management settings, causing systems to go to sleep during presentations or other inconvenient times. Second, the power management interface was proprietary on each system. This required developers to learn how to configure power management for each individual system. Finally, the default settings for various devices could also conflict with each other, causing devices to crash, behave erratically, or become undiscoverable.

ACPI was developed to solve these problems and others.

What is ACPI?

ACPI can first be understood as an architecture-independent power management and configuration framework that forms a subsystem within the host OS. This framework establishes a hardware register set to define power states (sleep, hibernate, wake, etc). The hardware register set can accommodate operations on dedicated hardware and general purpose hardware.

The primary intention of the standard ACPI framework and the hardware register set is to enable power management and system configuration without directly calling firmware natively from the OS. ACPI serves as an interface layer between the operating system and system firmware, as shown in figure i-1.




Fig. 1: Fig. i-1 - ACPI overview

ACPI defines two types of data structures that are shared between system firmware and the OS via the ACPI subsystem: data tables and definition blocks (see figure i-2). These data structures are the primary communication mechanism between the firmware and the OS. Data tables store raw data and are consumed by device drivers. Definition blocks consist of byte code that is executable by an interpreter.

Upon initialization, the AML interpreter extracts byte code in the definition blocks as enumerable objects. This collection of enumerable objects forms an OS construct called the ACPI namespace. Objects in the ACPI namespace can




Fig. 2: Fig. i-2 - ACPI Structure

either have a directly defined value, or be evaluated by the AML interpreter. The AML interpreter, directed by the OS, evaluates objects and then interfaces with system hardware to perform necessary operations.

The definition block byte code is compiled from the ACPI Source Language (ASL) code. ASL is the language used to define ACPI objects and to write control methods. An ASL compiler translates ASL into ACPI Machine Language (AML) byte code. AML is the language processed by the AML interpreter, as shown in figure i-3.

ACPI Source Language (ASL) code is used to define objects and control methods. Then the ASL compiler translates ASL into ACPI Machine Language (AML) byte code contained within ACPI definition Blocks. Definition blocks consist of an identifying table header and byte code that is executable by an AML interpreter.

The AML interpreter executes byte code and evaluates objects in the definition blocks to allow the byte code to perform loop constructs, conditional evaluations, access defined address spaces, and perform other operations that applications require. The AML interpreter has read/write access to defined address spaces, including system memory, I/O, PCI configuration, and more. It accesses these address spaces by defining entry points called objects. Objects can either have a directly defined value or else must be evaluated and interpreted by the AML interpreter.

This collection of enumerable objects is an OS construct called the ACPI namespace. The namespace is a hierarchical representation of the ACPI devices on a system. The system bus is the root of enumeration for these ACPI devices. Devices that are enumerable on other buses, like PCI or USB devices, are usually not enumerated in the namespace. Instead, their own buses enumerate the devices and load their drivers. However, all enumerable buses have an encoding technique that allows ACPI to encode the bus-specific addresses of the devices so they can be found in ACPI, even though ACPI usually does not load drivers for these devices.

Generally, devices that have a `_HID` object (hardware identification object) are enumerated and have their drivers loaded by ACPI. Devices that have an `_ADR` object (physical address object) are usually not enumerated by ACPI and generally do not have their drivers loaded by ACPI. `_ADR` devices usually can perform all necessary functions without involving ACPI, but in cases where the device driver cannot perform a function, or if the driver needs to communicate to system firmware, ACPI can evaluate objects to perform the needed function.

As an example of this, PCI does not support native hotplug. However, PCI can use ACPI to evaluate objects and define




Fig. 3: *Fig. i-3 - ASL and AML*

methods that allow ACPI to fill in the functions necessary to perform hotplug on PCI.

An additional aspect of ACPI is a runtime model that handles any ACPI interrupt events that occur during system operation. ACPI continues to evaluate objects as necessary to handle these events. This interrupt-based runtime model is discussed in greater detail in the Runtime model section below.

ACPI Initialization

The best way to understand how ACPI works is chronologically. The moment the user powers up the system, the system firmware completes its setup, initialization, and self tests.

The system firmware then uses information obtained during firmware initialization to update the ACPI tables as necessary with various platform configurations and power interface data, before passing control to the bootstrap loader. The extended root system description table (XSDT) is the first table used by the ACPI subsystem and contains the addresses of most of the other ACPI tables on the system. The XSDT points to the fixed ACPI description table (FADT) as well as other major tables that the OS processes during initialization. After the OS initializes, the FADT directs the ACPI subsystem to the differentiated system description table (DSDT), which is the beginning of the namespace because it is the first table that contains a definition block.

The ACPI subsystem then processes the DSDT and begins building the namespace from the ACPI definition blocks. The XSDT also points to the secondary system description tables (SSDTs) and adds them to the namespace. The ACPI data tables give the OS raw data about the system hardware.

After the OS has built the namespace from the ACPI tables, it begins traversing the namespace and loading device drivers for all the _HID devices it encounters in the namespace. See figure i-4.

In the ACPI Initialization diagram above, system firmware updates the ACPI tables as necessary with information only available at runtime, before handing off control to the bootstrap loader. The XSDT is the first table used by the OS's ACPI subsystem, and contains addresses of most other ACPI tables on the system. The XSDT points to the FADT, the SSDTs, and other major ACPI tables. The FADT directs the ACPI subsystem to the DSDT, which is the beginning of the namespace because DSDT is the first table that contains a definition block. The ACPI subsystem then consumes the DSDT and begins building the ACPI namespace from the definition blocks. The XSDT also points to the SSDTs and adds them to the namespace.

Runtime Model

After the system is up and running, ACPI works with the OS to handle any ACPI events that occur via an interrupt. This interrupt invokes ACPI events in one of two general ways: fixed events and general purpose events (GPEs).

Fixed events are ACPI events that have a predefined meaning in the ACPI specification. These fixed events include actions like pressing the power button or ACPI timer overflows. These events are handled directly by the OS handlers.

GPEs are ACPI events that are not predefined by the ACPI specification. These events are usually handled by evaluating control methods, which are objects in the namespace and can access system hardware. When the ACPI subsystem evaluates the control method with the AML interpreter, the GPE object handles the events according to the OS's implementation. Typically this might involve issuing a notification to a device to invoke the device driver to perform a function.

We discuss a generic example of this runtime model in the next section.

Thermal Event Example

ACPI includes a thermal model to allow systems to control the system temperature either actively (by performing actions like turning a fan on) or passively by reducing the amount of power the system uses (by performing actions like throttling the processor). We can use an example of a generic thermal event shown in Figure i-5 to demonstrate how the ACPI runtime model works.

The ACPI thermal zone includes control methods to read the current system temperature and trip points.

When the OS initially finds a thermal zone in the namespace, it loads the thermal zone driver, which evaluates the thermal zone to obtain the current temperature and trip points.




Fig. 4: Fig. i-4 ACPI Initialization




Fig. 5: Fig. i-5 Runtime Thermal Event

When a system component heats up enough to trigger a trip point, a thermal zone GPE occurs.

The GPE causes an interrupt to occur. When the ACPI subsystem receives the interrupt, it first checks whether any fixed events have occurred. In this example, the thermal zone event is a GPE, so no fixed event has occurred.

The ACPI subsystem then searches the namespace for the control method that matches the GPE number of the interrupt. Upon finding it, the ACPI subsystem evaluates the control method, which might then access hardware and/or notify the thermal zone handler.

The operating system's thermal zone handler then takes whatever actions are necessary to handle the event, including possibly accessing hardware.

ACPI is a very robust interface implementation. The thermal zone trip point could notify the system to turn on a fan, reduce a device's performance, read the temperature, shut down the system, or any combination of these and other actions depending on the need.

This runtime model is used throughout the system to manage all of the ACPI events that occur during system operation.

Summary

ACPI can best be described as a framework of concepts and interfaces that are implemented to form a subsystem within the host OS. The ACPI tables, handlers, interpreter, namespace, events, and interrupt model together form this implementation of ACPI, creating the ACPI subsystem within the host OS. In this sense, ACPI is the interface between the system hardware/firmware and the OS and OS applications for configuration and power management. This gives various OS a standardized way to support power management and configuration via the ACPI namespace.

The ACPI namespace is the enumerable, hierarchical representation of all ACPI devices on the system and is used to both find and load drivers for ACPI devices on the system. The namespace can be dynamic by evaluating objects and sending interrupts in real time, all without the need for the OS to call native system firmware code. This enables device manufacturers to code their own instructions and events into devices. It also reduces incompatibility and instability by implementing a standardized power management interface.