




DECADE COUNTER WITH 10 DECODED OUTPUTS

- MEDIUM SPEED OPERATION : 10 MHz (Typ.) at V_{DD} = 10V
- FULLY STATIC OPERATION
- STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS
- QUIESCENT CURRENT SPECIFIED UP TO 20V
- 5V. 10V AND 15V PARAMETRIC RATINGS
- INPUT LEAKAGE CURRENT I_I = 100nA (MAX) AT V_{DD} = 18V T_A = 25°C
- 100% TESTED FOR QUIESCENT CURRENT
- MEETS ALL REQUIREMENTS OF JEDEC JESD13B " STANDARD SPECIFICATIONS FOR DESCRIPTION OF B SERIES CMOS DEVICES"



ORDER CODES


PACKAGE	TUBE	T&R
DIP	HCF4017BEY	
SOP	HCF4017BM1	HCF4017M013TR

DESCRIPTION

The HCF4017B is a monolithic integrated circuit fabricated in Metal Oxide Semiconductor technology available in DIP and SOP packages. The HCF4017B is 5-stage Johnson counter having 10 decoded outputs. Inputs include a CLOCK, a RESET, and a CLOCK INHIBIT signal. Schmitt trigger action in the clock input circuit provides pulse shaping that allows unlimited clock input pulse rise and fall times. This counter is advanced one count at the positive clock signal transition if the CLOCK INHIBIT signal is low. Counter advanced via the clock line is inhibited


when the CLOCK INHIBIT signal is high. A high RESET signal clears the counter to its zero count. Use of the Johnson decade-counter configuration permits high speed operation, 2-input decimal decode gating and spike-free decoded outputs. Anti-lock gating is provided, thus assuring proper counting sequence. The decoded outputs are normally low and go high only at their respective decoded time slot. Each decoded output remains high for one full clock cycle. A CARRY - OUT signal completes one cycle every 10 clock input cycles and is used to ripple-clock the succeeding device in a multi-device counting chain.

PIN CONNECTION



September 2001 1/11


INPUT EQUIVALENT CIRCUIT



PIN DESCRIPTION

PIN No	SYMBOL	NAME AND FUNCTION
3, 2, 4, 7, 10, 1, 5, 6, 9, 11	0 to 9	Decoded Decimal Output
14	CLOCK	Clock Input
13	CLOCK INHIBIT	Clock Inhibit Input
15	RESET	Reset Input
12	CARRY OUT	Carry Output
8	V_{SS}	Negative Supply Voltage
16	V_{DD}	Positive Supply Voltage

FUNCTIONAL DIAGRAM




TRUTH TABLE

CLOCK	CLOCK INHIBIT	RESET	DECODED OUTPUT
Х	X	Н	Q_0
L	Х	L	Q _n
X	Н	L	Q _n
D /	L	L	Q _{n+1}
L	L	L	Q _n
Н	5	L	Q _n
Н		L	Q _{n+1}

X : Don't Care


Qn : No Change

LOGIC DIAGRAM



This logic diagram has not be used to estimate propagation delays

TIMING CHART



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{DD}	Supply Voltage	-0.5 to +22	V
V _I	DC Input Voltage	-0.5 to V _{DD} + 0.5	V
l _l	DC Input Current	± 10	mA
P _D	Power Dissipation per Package	200	mW
	Power Dissipation per Output Transistor	100	mW
T _{op}	Operating Temperature	-55 to +125	°C
T _{stg}	Storage Temperature	-65 to +150	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

All voltage values are referred to V_{SS} pin voltage.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V _{DD}	Supply Voltage	3 to 20	V
V _I	Input Voltage	0 to V _{DD}	V
T _{op}	Operating Temperature	-55 to 125	°C

DC SPECIFICATIONS

			Test Con	dition		Value							
Symbol	Parameter	VI	v _o	ΙΙοΙ	V _{DD}	T _A = 25°C			-40 to 85°C		-55 to	125°C	Unit
		(V) (V) (μA)	(V)	Min.	Тур.	Max.	Min.	Max.	Min.	Max.			
ΙL	Quiescent Current	0/5			5		0.04	5		150		150	
		0/10			10		0.04	10		300		300	١
		0/15			15		0.04	20		600		600	μ
		0/20			20		0.08	100		3000		3000	
V _{OH}	High Level Output	0/5		<1	5	4.95			4.95		4.95		
	Voltage	0/10		<1	10	9.95			9.95		9.95		,
		0/15		<1	15	14.95			14.95		14.95	16	
V _{OL}	Low Level Output	5/0		<1	5		0.05			0.05		0.05	1
	Voltage	10/0		<1	10		0.05			0.05	ΛŪ	0.05	١
		15/0		<1	15		0.05			0.05	O.	0.05	
V _{IH}	High Level Input		0.5/4.5	<1	5	3.5			3.5		3.5		
	Voltage		1/9	<1	10	7			7		7		V
			1.5/13.5	<1	15	11			11		11		
V _{IL}	Low Level Input		4.5/0.5	<1	5			1.5		1.5		1.5	
	Voltage		9/1	<1	10		16	3		3		3	,
			13.5/1.5	<1	15		0).	4		4		4	
I _{OH}	Output Drive	0/5	2.5	<1	5	-1.36	-3.2		-1.1		-1.1		
	Current	0/5	4.6	<1	5	-0.44	-1		-0.36		-0.36		
		0/10	9.5	<1	10	-1.1	-2.6		-0.9		-0.9		mA
		0/15	13.5	<1	15	-3.0	-6.8		-2.4		-2.4		
I _{OL}	Output Sink	0/5	0.4	<1	5	0.44	1		0.36		0.36		
	Current	0/10	0.5	<1	10	1.1	2.6		0.9		0.9		n
		0/15	1.5	<1	15	3.0	6.8		2.4		2.4		
l _l	Input Leakage Current	0/18	Any In	put	18		±10 ⁻⁵	±0.1		±1		±1	μ
Cı	Input Capacitance		Any In	put			5	7.5					р


$\textbf{DYNAMIC ELECTRICAL CHARACTERISTICS} \; (\textbf{T}_{amb} = 25^{\circ} \textbf{C}, \;\; \textbf{C}_{L} = 50 \text{pF}, \; \textbf{R}_{L} = 200 \text{K}\Omega, \;\; \textbf{t}_{f} = \textbf{t}_{f} = 20 \; \text{ns})$

Symbol	Damana atau		Test Condition	١	Value (*	')	Unit
Symbol	Parameter	V _{DD} (V)		Min.	Тур.	Max.	
CLOCKE	D OPERATION			ı			ı
t _{PLH} t _{PHL}	Propagation Delay Time	5			325	650	
	(decode out)	10			135	270	ns
		15			85	170	
	Propagation Delay Time	5			300	600	
	(carry out)	10			125	250	ns
		15			80	160	
t _{THL} t _{TLH}	Transition Time (carry out	5			100	200	
	or decoded out lines)	10			50	100	ns
		15			40	80	
f _{CL} ⁽¹⁾	Maximum Clock Input	5		2.5	5	5	
OL	Frequency	10		5	10		MHz
		15		5.5	11		
t _W	Minimum Clock Pulse	5		b	100	200	
	Width	10	× 0, `		45	90	ns
		15	10,10		30	60	
t _r , t _f	Clock Input Rise or Fall	5					
	Time	10	1250	ι	unlimite	d	μs
		15	00				
t _{setup}	Data Setup Time Minimum	5			115	230	
	Clock Inhibit	10			50	100	ns
		15			35	75	
RESET O	PERATION	-11					
t _{PLH,} t _{PHL}	Propagation Delay Time	5			265	530	
	(carry out or decoded out	10			115	230	ns
	lines)	15			85	170	
t _W	Minimum Reset Pulse	5			130	260	
	Width	10			55	110	ns
	70	15			30	60	
t _{REM}	Minimum Reset Removal	5			200	400	
<u>6</u> 0	Time	10			140	280	ns
77		15			75	150	

^(*) Typical temperature coefficient for all V_{DD} value is 0.3 %/°C. (1) Measured with respect to carry out line.


TYPICAL APPLICATIONS

DIVIDE BY N COUNTER(N ≤ 10) WITH **DECODED OUTPUTS**




When the N^{th} decoded output is reached (N^{th} clock pulse) the S-R flip-flop (constructed from two NOR gates of the HCF4001B) generates a reset pulse which clears the HCF4017B to its zero count. At this time, if the Nth decoded output is greater than or equal to 6, the COLIT line goes high to clock the next HCF4017B counter section. The "0" decoded output also goes high at this time. Coincidence of the clock low and decoded "0" output high resets the S-R flip-flop to enable the HCF4017B. If the Nth decoded output is less than 6, the COUT line will not go high and, therefore, cannot be used. In this case "0" decoded output may be used to perform the clocking function for the next counter.

TEST CIRCUIT




 C_L = 50pF or equivalent (includes jig and probe capacitance) R_L = 200K Ω R_T = Z_{OUT} of pulse generator (typically 50 Ω)


WAVEFORM 1: PROPAGATION DELAY TIMES (f=1MHz; 50% duty cycle)




WAVEFORM 2: MINIMUM SETUP TIME (CLOCK INHIBIT TO CLOCK) (f=1MHz; 50% duty cycle)



 $\textbf{WAVEFORM 3: PROPAGATION DELAY TIMES, MINIMUM RESET PULSE WIDTH (} \textit{f=1} \textit{MHz}; 50\% \ duty \ cycle)$




WAVEFORM 4: MINIMUM SETUP TIME (CLOCK TO CLOCK INHIBIT) (f=1MHz; 50% duty cycle)




Plastic DIP-16 (0.25) MECHANICAL DATA

DIM	mm.			inch				
DIM.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.		
a1	0.51			0.020				
В	0.77		1.65	0.030		0.065		
b		0.5			0.020			
b1		0.25			0.010	19		
D			20		.(0.787		
E		8.5			0.335			
е		2.54			0.100			
e3		17.78		× (2)	0.700			
F			7.1	7/6/		0.280		
1			5.1	0.		0.201		
L		3.3	Oh		0.130			
Z			1.27			0.050		



SO-16 MECHANICAL DATA

DIM		mm.		inch				
DIM.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.		
Α			1.75			0.068		
a1	0.1		0.2	0.003		0.007		
a2			1.65			0.064		
b	0.35		0.46	0.013		0.018		
b1	0.19		0.25	0.007		0.010		
С		0.5			0.019	1151		
c1			45° (typ.)	.(
D	9.8		10	0.385	40	0.393		
E	5.8		6.2	0.228	400	0.244		
е		1.27			0.050			
e3		8.89		- 40	0.350			
F	3.8		4.0	0.149		0.157		
G	4.6		5.3	0.181		0.208		
L	0.5		1.27	0.019		0.050		
М			0.62			0.024		
S		16	8° (n	nax.)				





Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2001 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom © http://www.st.com

