Active Probe Host Prototype - #4
Merged
Merged
Conversation
May have made mistakes, will need a review.
- fixed MOSFET drain/source swap - switched to FTDI-compatible UART pinout - Sized TVS diodes more appropriately.
davidlenfesty
marked this pull request as ready for review
January 8, 2021 20:42
This reverts commit 4a40669.
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
2 participants
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
I've finished the schematic. I'll let it stew in my brain for a few days then come back and work on the layout, and eventually start writing some gateware.
Feel free to suggest improvements to the power architecture, this was just the simplest, cheapest method I thought of. I'm using RC networks of values I already have in the design to sequence the power supplies. This may be a bad idea but I'm not aware of a specific reason why.
Also this is my first time doing anything with a 7-series FPGA, so I am very likely to have missed something there.