{"payload":{"feedbackUrl":"https://github.com/orgs/community/discussions/53140","repo":{"id":702806708,"defaultBranch":"main","name":"triggercrossbar","ownerLogin":"azonenberg","currentUserCanPush":false,"isFork":false,"isEmpty":false,"createdAt":"2023-10-10T03:55:31.000Z","ownerAvatar":"https://avatars.githubusercontent.com/u/998036?v=4","public":true,"private":false,"isOrgOwned":false},"refInfo":{"name":"","listCacheKey":"v0:1696910132.3851788","currentOid":""},"activityList":{"items":[{"before":"906bd11ab2a897a7b89d2ba34a85e6cd3b9f8bc9","after":"2f07c9f4e148eef35855e05e391672c1d252f281","ref":"refs/heads/main","pushedAt":"2024-06-02T21:54:54.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"azonenberg","name":"Andrew Zonenberg","path":"/azonenberg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/998036?s=80&v=4"},"commit":{"message":"Initial (single channel) CDR logic analyzer support","shortMessageHtmlLink":"Initial (single channel) CDR logic analyzer support"}},{"before":"3c3dc18b91483b78dcbdcbb023d49b3784ecf7ec","after":"906bd11ab2a897a7b89d2ba34a85e6cd3b9f8bc9","ref":"refs/heads/main","pushedAt":"2024-06-01T09:37:16.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"azonenberg","name":"Andrew Zonenberg","path":"/azonenberg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/998036?s=80&v=4"},"commit":{"message":"Refactoring: shifted APB topology around so that BERT subsystem has more address space available to it","shortMessageHtmlLink":"Refactoring: shifted APB topology around so that BERT subsystem has m…"}},{"before":"d48bdc2a81bd84a53ebdda866b871d06e6f4c1f5","after":"3c3dc18b91483b78dcbdcbb023d49b3784ecf7ec","ref":"refs/heads/main","pushedAt":"2024-05-31T14:03:21.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"azonenberg","name":"Andrew Zonenberg","path":"/azonenberg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/998036?s=80&v=4"},"commit":{"message":"Updated to latest staticnet","shortMessageHtmlLink":"Updated to latest staticnet"}},{"before":"bb6f5a0a33b693da1320696525d5f75022bec056","after":"d48bdc2a81bd84a53ebdda866b871d06e6f4c1f5","ref":"refs/heads/main","pushedAt":"2024-05-31T13:47:48.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"azonenberg","name":"Andrew Zonenberg","path":"/azonenberg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/998036?s=80&v=4"},"commit":{"message":"Reset SPI flash before trying to talk to it","shortMessageHtmlLink":"Reset SPI flash before trying to talk to it"}},{"before":"0154ca044d689768851360f9bfd9a586c2a2ecd3","after":"bb6f5a0a33b693da1320696525d5f75022bec056","ref":"refs/heads/main","pushedAt":"2024-05-31T13:33:52.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"azonenberg","name":"Andrew Zonenberg","path":"/azonenberg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/998036?s=80&v=4"},"commit":{"message":"FPGA OTA flasher seems to be working? no multiboot support yet but that can come later. Fixes #7.","shortMessageHtmlLink":"FPGA OTA flasher seems to be working? no multiboot support yet but th…"}},{"before":"45e2070b43019621282453237df7836125858341","after":"0154ca044d689768851360f9bfd9a586c2a2ecd3","ref":"refs/heads/main","pushedAt":"2024-05-31T12:59:42.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"azonenberg","name":"Andrew Zonenberg","path":"/azonenberg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/998036?s=80&v=4"},"commit":{"message":"Continued work on FPGA OTA flashing","shortMessageHtmlLink":"Continued work on FPGA OTA flashing"}},{"before":"53fc926a6a6e241e3676e09771b08bab0cbc540f","after":"45e2070b43019621282453237df7836125858341","ref":"refs/heads/main","pushedAt":"2024-05-31T10:19:30.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"azonenberg","name":"Andrew Zonenberg","path":"/azonenberg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/998036?s=80&v=4"},"commit":{"message":"Began work on FPGA DFU. Can erase and blank check flash and begin parsing bitstream, but doesn't actually write bitstream to flash yet.","shortMessageHtmlLink":"Began work on FPGA DFU. Can erase and blank check flash and begin par…"}},{"before":"32c89cd3c7032165a75d551cfba21c36a573dbed","after":"53fc926a6a6e241e3676e09771b08bab0cbc540f","ref":"refs/heads/main","pushedAt":"2024-05-30T07:26:47.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"azonenberg","name":"Andrew Zonenberg","path":"/azonenberg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/998036?s=80&v=4"},"commit":{"message":"Initial (not yet tested) APB SPI flash controller for programming boot flash from MCU","shortMessageHtmlLink":"Initial (not yet tested) APB SPI flash controller for programming boo…"}},{"before":"6d63cf5e0c1802fd9816560340843e38e35c938c","after":"32c89cd3c7032165a75d551cfba21c36a573dbed","ref":"refs/heads/main","pushedAt":"2024-05-30T00:43:46.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"azonenberg","name":"Andrew Zonenberg","path":"/azonenberg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/998036?s=80&v=4"},"commit":{"message":"Bootloader: integrity check app partition when timeout expires before trying to execute it","shortMessageHtmlLink":"Bootloader: integrity check app partition when timeout expires before…"}},{"before":"13a802de49fbeeb81783313af4c44ca931dfc4a2","after":"6d63cf5e0c1802fd9816560340843e38e35c938c","ref":"refs/heads/main","pushedAt":"2024-05-30T00:35:44.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"azonenberg","name":"Andrew Zonenberg","path":"/azonenberg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/998036?s=80&v=4"},"commit":{"message":"Bootloader can now flash application binary and boot it successfully","shortMessageHtmlLink":"Bootloader can now flash application binary and boot it successfully"}},{"before":"9b5c38d02e85309ed3642267fae34aa7afcc239e","after":"13a802de49fbeeb81783313af4c44ca931dfc4a2","ref":"refs/heads/main","pushedAt":"2024-05-26T13:38:38.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"azonenberg","name":"Andrew Zonenberg","path":"/azonenberg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/998036?s=80&v=4"},"commit":{"message":"Initial local serial console for bootloader","shortMessageHtmlLink":"Initial local serial console for bootloader"}},{"before":"894c62768cfe639e3d3a03d009e1ee2b6df30fe4","after":"9b5c38d02e85309ed3642267fae34aa7afcc239e","ref":"refs/heads/main","pushedAt":"2024-05-26T11:36:28.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"azonenberg","name":"Andrew Zonenberg","path":"/azonenberg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/998036?s=80&v=4"},"commit":{"message":"Bootloader is now pingable in DFU mode, and theoretically can DHCP (not yet tested). No CLI or SSH access yet.","shortMessageHtmlLink":"Bootloader is now pingable in DFU mode, and theoretically can DHCP (n…"}},{"before":"4c2d34712728d126741818bbdf62eff8caf163ea","after":"894c62768cfe639e3d3a03d009e1ee2b6df30fe4","ref":"refs/heads/main","pushedAt":"2024-05-26T10:53:00.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"azonenberg","name":"Andrew Zonenberg","path":"/azonenberg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/998036?s=80&v=4"},"commit":{"message":"Front panel firmware now has bbram in common BSP","shortMessageHtmlLink":"Front panel firmware now has bbram in common BSP"}},{"before":"81179d6d755be025578025d05ad9753e17da0b94","after":"4c2d34712728d126741818bbdf62eff8caf163ea","ref":"refs/heads/main","pushedAt":"2024-05-26T10:00:31.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"azonenberg","name":"Andrew Zonenberg","path":"/azonenberg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/998036?s=80&v=4"},"commit":{"message":"Added commands for application to reboot into DFU mode","shortMessageHtmlLink":"Added commands for application to reboot into DFU mode"}},{"before":"e297e2758d596c63844dbc132aa6701bc95ad169","after":"81179d6d755be025578025d05ad9753e17da0b94","ref":"refs/heads/main","pushedAt":"2024-05-26T05:51:58.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"azonenberg","name":"Andrew Zonenberg","path":"/azonenberg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/998036?s=80&v=4"},"commit":{"message":"Refactoring: moved a whole bunch of Ethernet-related init code to BSP rather than being in main app firmware, since bootloader will need it for SSH","shortMessageHtmlLink":"Refactoring: moved a whole bunch of Ethernet-related init code to BSP…"}},{"before":"d290363a5489d391aad63d5862363f1d9e96223b","after":"e297e2758d596c63844dbc132aa6701bc95ad169","ref":"refs/heads/main","pushedAt":"2024-05-25T13:15:15.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"azonenberg","name":"Andrew Zonenberg","path":"/azonenberg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/998036?s=80&v=4"},"commit":{"message":"Initial refactoring of main CPU firmware to use common platform","shortMessageHtmlLink":"Initial refactoring of main CPU firmware to use common platform"}},{"before":"b0f43f4e122610cb90c49703867806bcb94aeec4","after":"d290363a5489d391aad63d5862363f1d9e96223b","ref":"refs/heads/main","pushedAt":"2024-05-25T08:52:16.000Z","pushType":"push","commitsCount":3,"pusher":{"login":"azonenberg","name":"Andrew Zonenberg","path":"/azonenberg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/998036?s=80&v=4"},"commit":{"message":"Refactored front panel bootloader code out to common-embedded-platform","shortMessageHtmlLink":"Refactored front panel bootloader code out to common-embedded-platform"}},{"before":"de0624114573a6b6913152c24d52453140ee7b9d","after":"b0f43f4e122610cb90c49703867806bcb94aeec4","ref":"refs/heads/main","pushedAt":"2024-05-21T09:22:56.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"azonenberg","name":"Andrew Zonenberg","path":"/azonenberg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/998036?s=80&v=4"},"commit":{"message":"Finished converting all FPGA IO to new memory mapped model","shortMessageHtmlLink":"Finished converting all FPGA IO to new memory mapped model"}},{"before":"c4a5e38b38052ea5d8c711a57c5394eece7084a9","after":"de0624114573a6b6913152c24d52453140ee7b9d","ref":"refs/heads/main","pushedAt":"2024-05-21T09:11:44.000Z","pushType":"push","commitsCount":5,"pusher":{"login":"azonenberg","name":"Andrew Zonenberg","path":"/azonenberg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/998036?s=80&v=4"},"commit":{"message":"Began work on memory mapping DRP","shortMessageHtmlLink":"Began work on memory mapping DRP"}},{"before":"b0e66a8b720b26f6ebfd6c31edec307b82f9bc9e","after":"c4a5e38b38052ea5d8c711a57c5394eece7084a9","ref":"refs/heads/main","pushedAt":"2024-05-20T07:13:26.000Z","pushType":"push","commitsCount":7,"pusher":{"login":"azonenberg","name":"Andrew Zonenberg","path":"/azonenberg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/998036?s=80&v=4"},"commit":{"message":"DeviceCryptoEngine is now using new pointer-based write API","shortMessageHtmlLink":"DeviceCryptoEngine is now using new pointer-based write API"}},{"before":"ad1f1630d1bb3d65d5ff55443e5e54f13fc258b9","after":"b0e66a8b720b26f6ebfd6c31edec307b82f9bc9e","ref":"refs/heads/main","pushedAt":"2024-05-18T10:01:07.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"azonenberg","name":"Andrew Zonenberg","path":"/azonenberg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/998036?s=80&v=4"},"commit":{"message":"More peripherals are now directly memory mapped","shortMessageHtmlLink":"More peripherals are now directly memory mapped"}},{"before":"c3744fbcbc67e5aa599295c5807531b60c1017d7","after":"ad1f1630d1bb3d65d5ff55443e5e54f13fc258b9","ref":"refs/heads/main","pushedAt":"2024-05-18T06:41:18.000Z","pushType":"push","commitsCount":2,"pusher":{"login":"azonenberg","name":"Andrew Zonenberg","path":"/azonenberg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/998036?s=80&v=4"},"commit":{"message":"Updated ipcores and removed debug ILAs now that empty-packet bug is fixed","shortMessageHtmlLink":"Updated ipcores and removed debug ILAs now that empty-packet bug is f…"}},{"before":"f61c925e7da5916db8dcfd80d2f6026fe5671651","after":"c3744fbcbc67e5aa599295c5807531b60c1017d7","ref":"refs/heads/main","pushedAt":"2024-05-17T04:23:07.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"azonenberg","name":"Andrew Zonenberg","path":"/azonenberg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/998036?s=80&v=4"},"commit":{"message":"IRQ status register now runs over APB","shortMessageHtmlLink":"IRQ status register now runs over APB"}},{"before":"2a77c8937ac0445b46c8505ae8e647059c9a2db5","after":"f61c925e7da5916db8dcfd80d2f6026fe5671651","ref":"refs/heads/main","pushedAt":"2024-05-17T03:33:26.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"azonenberg","name":"Andrew Zonenberg","path":"/azonenberg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/998036?s=80&v=4"},"commit":{"message":"1G Ethernet TX FIFO now uses APB","shortMessageHtmlLink":"1G Ethernet TX FIFO now uses APB"}},{"before":"59b50b1eb586809ec1bf5d29a25aa44fb71d4803","after":"2a77c8937ac0445b46c8505ae8e647059c9a2db5","ref":"refs/heads/main","pushedAt":"2024-05-16T07:53:09.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"azonenberg","name":"Andrew Zonenberg","path":"/azonenberg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/998036?s=80&v=4"},"commit":{"message":"SERDES DRPs are now using APB","shortMessageHtmlLink":"SERDES DRPs are now using APB"}},{"before":"8b35bbc55940ab617cd000eb8c718adfc320d497","after":"59b50b1eb586809ec1bf5d29a25aa44fb71d4803","ref":"refs/heads/main","pushedAt":"2024-05-15T05:53:25.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"azonenberg","name":"Andrew Zonenberg","path":"/azonenberg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/998036?s=80&v=4"},"commit":{"message":"APB is now hierarchical with different sized register spaces for small peripherals vs networking buffers","shortMessageHtmlLink":"APB is now hierarchical with different sized register spaces for smal…"}},{"before":"83d8cdd1e073b529f317adefe6c387ad6ac2c62c","after":"8b35bbc55940ab617cd000eb8c718adfc320d497","ref":"refs/heads/main","pushedAt":"2024-05-15T04:51:05.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"azonenberg","name":"Andrew Zonenberg","path":"/azonenberg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/998036?s=80&v=4"},"commit":{"message":"10G MAC is now controlled over APB","shortMessageHtmlLink":"10G MAC is now controlled over APB"}},{"before":"9db2953819a1da871c7e513a3d7f8d45a431dc7b","after":"83d8cdd1e073b529f317adefe6c387ad6ac2c62c","ref":"refs/heads/main","pushedAt":"2024-05-14T16:37:29.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"azonenberg","name":"Andrew Zonenberg","path":"/azonenberg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/998036?s=80&v=4"},"commit":{"message":"Refactored Curve25519 accelerator to be accessed over APB","shortMessageHtmlLink":"Refactored Curve25519 accelerator to be accessed over APB"}},{"before":"e8e49423fc2b8d0764867d3f1da3e7e1859b9633","after":"9db2953819a1da871c7e513a3d7f8d45a431dc7b","ref":"refs/heads/main","pushedAt":"2024-05-14T03:13:06.000Z","pushType":"push","commitsCount":1,"pusher":{"login":"azonenberg","name":"Andrew Zonenberg","path":"/azonenberg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/998036?s=80&v=4"},"commit":{"message":"Removed some commented-out dead code from ClockGeneration module","shortMessageHtmlLink":"Removed some commented-out dead code from ClockGeneration module"}},{"before":"bae99ec83160f1f86b2d1bb74a339b431b68ddf3","after":"e8e49423fc2b8d0764867d3f1da3e7e1859b9633","ref":"refs/heads/main","pushedAt":"2024-05-14T03:12:19.000Z","pushType":"push","commitsCount":4,"pusher":{"login":"azonenberg","name":"Andrew Zonenberg","path":"/azonenberg","primaryAvatarUrl":"https://avatars.githubusercontent.com/u/998036?s=80&v=4"},"commit":{"message":"BERT SERDES configuration registers are now programmed over APB","shortMessageHtmlLink":"BERT SERDES configuration registers are now programmed over APB"}}],"hasNextPage":true,"hasPreviousPage":false,"activityType":"all","actor":null,"timePeriod":"all","sort":"DESC","perPage":30,"cursor":"djE6ks8AAAAEWl7HEAA","startCursor":null,"endCursor":null}},"title":"Activity · azonenberg/triggercrossbar"}