```
/st arm is the spotlight of the show and contains the bulk of the datapath and control
       logic. This module is split into two parts, the datapath and control.
 2
 3
       // clk - system clock
       // rst - system reset
 6
       // Instr - incoming 32 bit instruction from imem, contains opcode, condition, addresses and
       or immediates
 7
       // ReadData - data read out of the dmem
       // WriteData - data to be written to the dmem
// MemWrite - write enable to allowed WriteData to overwrite an existing dmem word
 8
 9
       // PC - the current program count value, goes to imem to fetch instruciton
10
       // ALUResult - result of the ALU operation, sent as address to the dmem
11
12
13
      module arm (
14
            input
                      logic
                                         clk, rst,
            input logic [31:0] Instr,
input logic [31:0] ReadData,
output logic [31:0] WriteData,
output logic [31:0] PC, ALUResult,
15
16
17
18
19
            output logic
                                         MemWrite
20
       );
21
22
             // datapath buses and signals
            logic [31:0] PCPrime, PCPlus4, PCPlus8; // pc signals logic [3:0] RA1, RA2; // regfile input addresses logic [31:0] RD1, RD2; // raw regfile outputs
23
24
      logic [3:0] RAI, RA2;
logic [31:0] RD1, RD2;
logic [3:0] ALUFlags;
logic [31:0] ExtImm, SrcA, SrcB;
logic [31:0] Result;
regfile or pc
25
                                                                     // alu combinational flag outputs
// immediate and alu inputs
// computed or fetched value to be written into
26
27
28
29
30
             // control signals
            logic PCSrc, MemtoReg, ALUSrc, RegWrite, FlagWrite;
logic [1:0] RegSrc, ImmSrc, ALUControl;
logic [3:0] FlagsReg, cond;
31
32
33
34
35
36
             /st The datapath consists of a PC as well as a series of muxes to make decisions about
       which data words to pass forward and operate on. It is
            ** noticeably missing the register file and alu, which you will fill in using the
37
      modules made in lab 1. To correctly match up signals to the

** ports of the register file and alu take some time to study and understand the logic
and flow of the datapath.
38
39
             //-----
40
41
                                                            DATAPATH
42
43
44
            assign PCPrime = PCSrc ? Result : PCPlus4; // mux, use either default or newly
45
       computed value
46
            assign PCPlus4 = PC + 'd4;
                                                                           // default value to access next instruction
            assign PCPlus8 = PCPlus4 + 'd4;
47
                                                                           // value read when reading from reg[15]
48
            // update the PC, at rst initialize to 0
always_ff @(posedge clk) begin
   if (rst) PC <= '0;</pre>
49
50
51
52
                  else
                               PC <= PCPrime;</pre>
53
54
55
            end
            // determine the register addresses based on control signals
// RegSrc[0] is set if doing a branch instruction
// RefSrc[1] is set when doing memory instructions
assign RA1 = RegSrc[0] ? 4'd15
    : Instr[19:16];
assign RA2 = RegSrc[1] ? Instr[15:12] : Instr[19:16];
56
57
58
            assign RA2 = RegSrc[1] ? Instr[15:12] : Instr[ 3: 0];
59
60
            // Instantiates a register file to hold values.
reg_file u_reg_file (
61
                                  (c1k),
63
                   .clk
64
                  .wr_en
                                  (RegWrite),
65
                  .write_data(Result),
66
                  .write_addr(Instr[15:12]),
67
                  .read_addr1(RA1),
                  .read_addr2(RA2),
.read_data1(RD1),
68
69
```

```
.read_data2(RD2)
 71
           );
           // two muxes, put together into an always_comb for clarity
// determines which set of instruction bits are used for the immediate
 73
 75
           always_comb begin
                         (ImmSrc == 'b00) ExtImm = {{24{Instr[7]}}, Instr[7:0]};
                                                                                               // 8 bit
 76
      immediate - reg operations
 77
               else if (ImmSrc == 'b01) ExtImm = {20'b0, Instr[11:0]};
                                                                                                 // 12 bit
      immediate - mem operations
 78
                                            ExtImm = \{\{6\{\text{Instr}[23]\}\}\}, Instr[23:0], 2'b00\}; // 24 bit
               else
       immediate - branch operation
 79
 80
 81
           // WriteData and SrcA are direct outputs of the register file, wheras SrcB is chosen
      between reg file output and the immediate
    assign WriteData = (RA2 == 'd15) ? PCPlus8 : RD2;
regfile register for PC
 82
                                                                              // substitute the 15th
                             = (RA1 == 'd15) ? PCPlus8 : RD1;
 83
           assign SrcA
                                                                              // substitute the 15th
       regfile register for PC
           assign SrcB = ALUSrc
                                          ? ExtImm : WriteData; // determine alu operand to
 84
      be either from reg file or from immediate
 85
 86
 87
           // Instantiates an alu module to do arithmetic operations.
 88
           alu u_alu (
 89
               . a
                             (SrcA),
 90
                .b
                             (SrcB),
 91
                .ALUControl (ALUControl),
 92
                .Result
                             (ALUResult),
                             (ALUFlags)
 93
                .ALUFlags
 94
           );
 95
           // determine the result to run back to PC or the register file based on whether we used
 96
      a memory instruction
      assign Result = MemtoReg ? ReadData : ALUResult;  // determine whether final
writeback result is from dmemory or alu
 97
 98
 99
           always_ff @(posedge clk) begin
100
                if (FlagWrite) FlagsReg = ALUFlags;
101
102
103
           /* The control conists of a large decoder, which evaluates the top bits of the
       instruction and produces the control bits
104
           ** which become the select bits and write enables of the system. The write enables
       (RegWrite, MemWrite and PCSrc) are
105
           ** especially important because they are representative of your processors current
      state.
106
107
108
                                                   CONTROL
109
110
           assign cond = Instr[31:28];
111
112
           always_comb begin
               casez (Instr[27:20])
113
114
                    // ADD (Imm or Reg) 8'b00?_0100_0 : begin // note that we use wildcard "?" in bit 25. That bit
115
116
      decides whether we use immediate or reg, but regardless we add
                                  = 0;
117
                         PCSrc
                        MemtoReg = 0;
118
119
                        MemWrite = 0;
120
                         ALUSrc = Instr[25]; // may use immediate
                         RegWrite = 1;
121
                                  = 'b00:
122
                         RegSrc
                                  = 'b00'
123
                         ImmSrc
                         ALUControl = b00;
124
                         FlagWrite = 0;
126
                    end
127
                    // SUB (Imm or Reg)
8'b00?_0010_0 : begin // note that we use wildcard "?" in bit 25. That bit
128
129
      decides whether we use immediate or reg, but regardless we sub
130
                         PCSrc
                                 = 0;
131
                        MemtoReg = 0;
```

Page 2 of 4 Revision: top

Date: April 22, 2023

```
132
                                 MemWrite = 0;
133
                                              = Instr[25]; // may use immediate
                                 ALUSrc
                                 RegWrite = 1;
RegSrc = 'b00;
ImmSrc = 'b00;
ALUControl = 'b01;
134
135
136
137
138
                                 FlagWrite = 0;
139
                           end
140
                           // AND
8'b000_0000_0 : begin
141
142
143
                                 PCSrc
144
                                 MemtoReg = 0;
                                 MemWrite = 0;
145
146
                                 ALUSrc
                                            = 0;
                                 RegWrite = 1;
RegSrc = 'b00;
ImmSrc = 'b00;
147
148
                                                                // doesn't matter
149
                                 ALUControl = b10;
150
151
                                FlagWrite = 0;
152
                           end
153
                           // ORR
8'b000_1100_0 : begin
154
155
                                             = 0;
156
                                 PCSrc
157
                                 MemtoReg = 0;
                                 MemWrite = 0;
158
                                            = 0;
159
                                 ALUSrc
                                 RegWrite = 1;
RegSrc = 'b00;
ImmSrc = 'b00;
ALUControl = 'b11;
160
161
                                                                // doesn't matter
162
163
164
                                 FlagWrite = 0;
165
                           end
166
                           // LDR
8'b010_1100_1 : begin
167
168
                                 PCSrc
169
170
                                 MemtoReg = 1;
                                 MemWrite = 0;
171
172
                                 ALUSrc
                                 RegWrite = 1;

RegSrc = 'b10; // msb doesn

ImmSrc = 'b01;

ALUControl = 'b00; // do an add
173
174
                                                               // msb doesn't matter
175
176
177
                                 FlagWrite = 0;
178
                           end
179
                           // STR
8'b010_1100_0 : begin
180
181
182
                                 PCSrc
                                 MemtoReg = 0; // doesn't matter
183
184
                                 MemWrite = 1;
185
                                 ALUSrc
                                 RegWrite = 0;
186
                                 RegSrc = 'b10; // msb doesn
ImmSrc = 'b01;
ALUControl = 'b00; // do an add
                                                               // msb doesn't matter
187
188
189
190
                                 FlagWrite = 0;
191
                           end
192
                           // B
8'b1010_???? : begin
193
194
                                if((cond == 1110) ||
195
                                    (cond == 1110) ||

(cond == 0000 && FlagsReg[2]) ||

(cond == 0001 && !FlagsReg[2]) ||

(cond == 1010 && !FlagsReg[3]) ||

(cond == 1100 && !FlagsReg[3] && !FlagsReg[2]) ||

(cond == 1101 && (FlagsReg[3] || FlagsReg[2])) ||

(cond == 1011 && FlagsReg[3])
196
197
198
199
200
201
202
                                    ) begin
203
                                      PCSrc
204
                                      MemtoReg = 0;
                                      MemWrite = 0;
205
206
                                      ALUSrc = 1;
207
                                      RegWrite = 0;
```

Project: lab2

```
208
209
210
211
                                   RegSrc = 'b01;
ImmSrc = 'b10;
ALUControl = 'b00; // do an add
                                    FlagWrite = 0;
                               end else begin
212
213
                                    PCSrc
214
                                    MemtoReg = 0;
                                    MemWrite = 0;
215
216
                                    ALUSTC = 0;
217
                                    RegWrite = 0;
                                   RegSrc = 'b00;

ImmSrc = 'b00;

ALUControl = 'b00;

FlagWrite = 0;
218
219
                                                                // doesn't matter
220
221
222
223
224
225
226
227
                               end
                               PCSrc
                                            = 1;
                                    MemtoReg = 0;
                                    MemWrite = 0;
                                    ALUSrc = 1;
                                    RegWrite = 0;
228
229
230
                                   RegSrc = 'b01;
ImmSrc = 'b10;
ALUControl = 'b00;
231
                                    FlagWrite = 0;
232
233
                          end
                          // CMP
8'b00?00101 : begin
234
235
236
237
                                 PCSrc
                                           = 0;
                                 MemtoReg = 0;
238
                                 MemWrite = 0;
239
                                 ALUSrc = Instr[25];
                                 RegWrite = 1;

RegSrc = 'b00;

ImmSrc = 'b00;

ALUControl = 'b01; // subtract

FlagWrite = 1;
240
241
242
243
244
245
                          end
246
                     default: begin
247
248
                                 PCSrc = 0;
MemtoReg = 0; // doesn't matter
249
                                 Memwrite = 0;
ALUSrc = 0;
250
251
252
                                 RegWrite = 0;
                                            = b00;
253
                                 RegSrc
                                             = 'b00;
254
                                 ImmSrc
255
                                 ALUControl = b00; // do an add
256
257
                                 FlagWrite = 0;
                     end
258
                    endcase
259
              end
260
261
```

262

endmodule