

Procedure

Task 1

In task 1 we were given multiple files that were all part of a single-cycle processor. The files given were *top.sv*, *imem.sv*, *dmem.sv*, *arm.sv*, and *testbench.sv*. We were tasked with implementing our register file and ALU that were made in 1 into the datapath of the arm processor. To do this it was very important to study and understand how the datapath worked, studying the schematic of the processor was of great assistance for this part, and is pictured below. After the register file and ALU were implemented, we then had to test to verify it was working correctly.




Figure 1: processor schematic

Stephen Macris
 Aaron Hong
 EE469 Lab 2
 4/21/2023

Cycle	PC	Instr	SrcA	SrcB	ALUResult	WriteData	ReadData	MemWrite	RegWrite	Result
1	0	ADD R0, R15, #0	8	0	8	8	X	0	1	8
2	4	SUB R1, R0, R0	8	8	0	8	X	0	1	0
3	8	ADD R2, R1, #10	0	A	A	X	X	0	1	A
4	12	ADD R3, R0, R2	8	A	12	X	X	0	1	12
5	16	SUB R4, R2, #3	A	3	7	X	X	0	1	7
6	20	SUB R5, R3, R4	12	7	B	X	X	0	1	B
7	24	ORR R6, R4, R5	7	B	F	X	X	0	1	F
8	28	AND R7, R6, R5	F	B	B	X	X	0	1	B
9	32	STR R7, [R1, #0]	X	X	X	X	X	0	0	X
10	36	B SKIP	X	X	X	X	X	0	0	X
11	48	LDR R8, [R1, #0]	X	X	X	X	B	1	1	X
12	52	B LOOP	X	X	X	X	X	0	0	X
13	52	B LOOP	X	X	X	X	X	0	0	X
14	52	B LOOP	X	X	X	X	X	0	0	X
15	52	B LOOP	X	X	X	X	X	0	0	X
16	52	B LOOP	X	X	X	X	X	0	0	X
17	52	B LOOP	X	X	X	X	X	0	0	X
18	52	B LOOP	X	X	X	X	X	0	0	X
19	52	B LOOP	X	X	X	X	X	0	0	X

Table 1: First nineteen cycles of memfile.dat

Stephen Macris
Aaron Hong
EE469 Lab 2
4/21/2023
Task 2

In this task we had to implement new instructions to the processor. We implemented the CMP instruction which gave purpose to ALUFlags. Comparator instructions such as EQ, NE, GE, GT, LE, and LT were also implemented. Once these new instructions were implemented, a more complicated test was given to ensure that the instructions were implemented correctly, and the processor is functioning as intended.

The PC cycle of memfile2.dat is:

0, 4, 8, 12, 16, 20, 24, 28, 32, 36, 48, 52, 56, 60, 64, 72, 76, 80, 84, 92, 96, 100, 104, 112, 116

Results

Task 1




Figure 2: Task 1 simulation

The screenshot above shows the simulation results from ModelSim after the ALU and register file were implemented. In this test, memfile.dat was used. The purpose of the simulation was to test to see if the ALU and register were implemented correctly, and if the processor is functioning properly. The results from the screenshot demonstrate that the implementation is correct.




Figure 3: Task 2 simulation

The screenshot above shows the waveforms from the simulated processor after the additional instructions were added. In this simulation, memfile2 was used to test if the instructions were implemented correctly. The results from the screenshot show that the new instructions were implemented correctly, and the processor is operating as expected.

Appendix

```

1  /* arm is the spotlight of the show and contains the bulk of the datapath and control
2  */
3
4  // clk - system clock
5  // rst - system reset
6  // Instr - incoming 32 bit instruction from imem, contains opcode, condition, addresses and
   or immediates
7  // ReadData - data read out of the dmem
8  // WriteData - data to be written to the dmem
9  // MemWrite - write enable to allowed WriteData to overwrite an existing dmem word
10 // PC - the current program count value, goes to imem to fetch instrucion
11 // ALUResult - result of the ALU operation, sent as address to the dmem
12
13 module arm (
14     input logic      clk, rst,
15     input logic [31:0] Instr,
16     input logic [31:0] ReadData,
17     output logic [31:0] WriteData,
18     output logic [31:0] PC, ALUResult,
19     output logic      MemWrite
20 );
21
22     // datapath buses and signals
23     logic [31:0] PCPrime, PCPlus4, PCPlus8; // pc signals
24     logic [3:0] RA1, RA2; // regfile input addresses
25     logic [31:0] RD1, RD2; // raw regfile outputs
26     logic [3:0] ALUFlags; // alu combinational flag outputs
27     logic [31:0] ExtImm, SrcA, SrcB; // immediate and alu inputs
28     logic [31:0] Result; // computed or fetched value to be written into
   regfile or pc
29
30     // control signals
31     logic PCSrc, MemtoReg, ALUSrc, RegWrite, FlagWrite;
32     logic [1:0] RegSrc, ImmSrc, ALUControl;
33     logic [3:0] FlagsReg, cond;
34
35
36     /* The datapath consists of a PC as well as a series of muxes to make decisions about
37     which data words to pass forward and operate on. It is
38     ** noticeably missing the register file and alu, which you will fill in using the
39     modules made in lab 1. To correctly match up signals to the
40     ** ports of the register file and alu take some time to study and understand the logic
41     and flow of the datapath.
42     */
43     //-----
44     //                                     DATAPATH
45     //-----
46
47     assign PCPrime = PCSrc ? Result : PCPlus4; // mux, use either default or newly
   computed value
48     assign PCPlus4 = PC + 'd4; // default value to access next instruction
49     assign PCPlus8 = PCPlus4 + 'd4; // value read when reading from reg[15]
50
51     // update the PC, at rst initialize to 0
52     always_ff @(posedge clk) begin
53         if (rst) PC <= '0;
54         else PC <= PCPrime;
55     end
56
57     // determine the register addresses based on control signals
58     // RegSrc[0] is set if doing a branch instruction
59     // RefSrc[1] is set when doing memory instructions
60     assign RA1 = RegSrc[0] ? 4'd15 : Instr[19:16];
61     assign RA2 = RegSrc[1] ? Instr[15:12] : Instr[3:0];
62
63     // Instantiates a register file to hold values.
64     reg_file u_reg_file (
65         .clk (clk),
66         .wr_en (RegWrite),
67         .write_data (Result),
68         .write_addr (Instr[15:12]),
69         .read_addr1 (RA1),
70         .read_addr2 (RA2),
71         .read_data1 (RD1),

```

```

70         .read_data2(RD2)
71     );
72
73     // two muxes, put together into an always_comb for clarity
74     // determines which set of instruction bits are used for the immediate
75     always_comb begin
76         if (ImmSrc == 'b00) ExtImm = {{24{Instr[7]}}, Instr[7:0]}; // 8 bit
77         immediate - reg operations
78         else if (ImmSrc == 'b01) ExtImm = {20'b0, Instr[11:0]}; // 12 bit
79         immediate - mem operations
80         else ExtImm = {{6{Instr[23]}}, Instr[23:0], 2'b00}; // 24 bit
81         immediate - branch operation
82     end
83
84     // WriteData and SrcA are direct outputs of the register file, whereas SrcB is chosen
85     // between reg file output and the immediate
86     assign WriteData = (RA2 == 'd15) ? PCPlus8 : RD2; // substitute the 15th
87     regfile register for PC
88     assign SrcA = (RA1 == 'd15) ? PCPlus8 : RD1; // substitute the 15th
89     regfile register for PC
90     assign SrcB = ALUSrc ? ExtImm : WriteData; // determine alu operand to
91     be either from reg file or from immediate
92
93     // Instantiates an alu module to do arithmetic operations.
94     alu u_alu (
95         .a (SrcA),
96         .b (SrcB),
97         .ALUControl (ALUControl),
98         .Result (ALUResult),
99         .ALUFlags (ALUFlags)
100     );
101
102     // determine the result to run back to PC or the register file based on whether we used
103     // a memory instruction
104     assign Result = MemtoReg ? ReadData : ALUResult; // determine whether final
105     writeback result is from dmemory or alu
106
107     always_ff @(posedge clk) begin
108         if (FlagWrite) FlagsReg = ALUFlags;
109     end
110
111     /* The control consists of a large decoder, which evaluates the top bits of the
112     instruction and produces the control bits
113     ** which become the select bits and write enables of the system. The write enables
114     (RegWrite, MemWrite and PCSrc) are
115     ** especially important because they are representative of your processors current
116     state.
117     */
118     //-----
119     //----- CONTROL -----
120     //-----
121     assign cond = Instr[31:28];
122
123     always_comb begin
124         casez (Instr[27:20])
125             // ADD (Imm or Reg)
126             8'b00?_0100_0 : begin // note that we use wildcard "?" in bit 25. That bit
127                 decides whether we use immediate or reg, but regardless we add
128                 PCSrc = 0;
129                 MemtoReg = 0;
130                 MemWrite = 0;
131                 ALUSrc = Instr[25]; // may use immediate
132                 RegWrite = 1;
133                 RegSrc = 'b00;
134                 ImmSrc = 'b00;
135                 ALUControl = 'b00;
136                 FlagWrite = 0;
137             end
138             // SUB (Imm or Reg)
139             8'b00?_0010_0 : begin // note that we use wildcard "?" in bit 25. That bit
140                 decides whether we use immediate or reg, but regardless we sub
141                 PCSrc = 0;
142                 MemtoReg = 0;

```

```

132         MemWrite = 0;
133         ALUSrc = Instr[25]; // may use immediate
134         RegWrite = 1;
135         RegSrc = 'b00;
136         ImmSrc = 'b00;
137         ALUControl = 'b01;
138         FlagWrite = 0;
139     end
140
141     // AND
142     8'b000_0000_0 : begin
143         PCSrc = 0;
144         MemtoReg = 0;
145         MemWrite = 0;
146         ALUSrc = 0;
147         RegWrite = 1;
148         RegSrc = 'b00;
149         ImmSrc = 'b00; // doesn't matter
150         ALUControl = 'b10;
151         FlagWrite = 0;
152     end
153
154     // ORR
155     8'b000_1100_0 : begin
156         PCSrc = 0;
157         MemtoReg = 0;
158         MemWrite = 0;
159         ALUSrc = 0;
160         RegWrite = 1;
161         RegSrc = 'b00;
162         ImmSrc = 'b00; // doesn't matter
163         ALUControl = 'b11;
164         FlagWrite = 0;
165     end
166
167     // LDR
168     8'b010_1100_1 : begin
169         PCSrc = 0;
170         MemtoReg = 1;
171         MemWrite = 0;
172         ALUSrc = 1;
173         RegWrite = 1;
174         RegSrc = 'b10; // msb doesn't matter
175         ImmSrc = 'b01;
176         ALUControl = 'b00; // do an add
177         FlagWrite = 0;
178     end
179
180     // STR
181     8'b010_1100_0 : begin
182         PCSrc = 0;
183         MemtoReg = 0; // doesn't matter
184         MemWrite = 1;
185         ALUSrc = 1;
186         RegWrite = 0;
187         RegSrc = 'b10; // msb doesn't matter
188         ImmSrc = 'b01;
189         ALUControl = 'b00; // do an add
190         FlagWrite = 0;
191     end
192
193     // B
194     8'b1010_???? : begin
195         if((cond == 1110) ||
196            (cond == 0000 && FlagsReg[2]) ||
197            (cond == 0001 && !FlagsReg[2]) ||
198            (cond == 1010 && !FlagsReg[3]) ||
199            (cond == 1100 && !FlagsReg[3] && !FlagsReg[2]) ||
200            (cond == 1101 && (FlagsReg[3] || FlagsReg[2])) ||
201            (cond == 1011 && FlagsReg[3]))
202         ) begin
203             PCSrc = 1;
204             MemtoReg = 0;
205             MemWrite = 0;
206             ALUSrc = 1;
207             RegWrite = 0;

```

```

208         RegSrc    = 'b01;
209         ImmSrc    = 'b10;
210         ALUControl = 'b00; // do an add
211         FlagWrite = 0;
212     end else begin
213         PCSrc      = 0;
214         MemtoReg    = 0;
215         MemWrite    = 0;
216         ALUSrc      = 0;
217         RegWrite    = 0;
218         RegSrc      = 'b00;
219         ImmSrc      = 'b00; // doesn't matter
220         ALUControl  = 'b00;
221         FlagWrite   = 0;
222     end
223     // PCSrc      = 1;
224     // MemtoReg    = 0;
225     // MemWrite    = 0;
226     // ALUSrc      = 1;
227     // RegWrite    = 0;
228     // RegSrc      = 'b01;
229     // ImmSrc      = 'b10;
230     // ALUControl  = 'b00;
231     // FlagWrite   = 0;
232 end
233
234 // CMP
235 8'b00?00101 : begin
236     PCSrc      = 0;
237     MemtoReg    = 0;
238     MemWrite    = 0;
239     ALUSrc      = Instr[25];
240     RegWrite    = 1;
241     RegSrc      = 'b00;
242     ImmSrc      = 'b00;
243     ALUControl  = 'b01; // subtract
244     FlagWrite   = 1;
245 end
246
247 default: begin
248     PCSrc      = 0;
249     MemtoReg    = 0; // doesn't matter
250     MemWrite    = 0;
251     ALUSrc      = 0;
252     RegWrite    = 0;
253     RegSrc      = 'b00;
254     ImmSrc      = 'b00;
255     ALUControl  = 'b00; // do an add
256     FlagWrite   = 0;
257 end
258 endcase
259 end
260
261 endmodule

```



```
1 //Aaron Hong (ahong02)
2 //Stephen Macris (smacris)
3 //3/29/23
4 //EE469 Lab1
5
6 //This module creates an asynchronous, two read port, one write port, 16x32 register file.
7
8 //Inputs: Two 1-bits clk (clock signal), wr_en (write enable), three 4-bits write_addr,
9 read_addr1,
10 //read_addr2 (write and read addresses), one 32-bit write_data (data to be written at given
11 write address).
12 //Outputs: Two 32-bits read_data1, read_data2 (data read from given read addresses).
13 module reg_file (clk, wr_en, write_data, write_addr, read_addr1, read_addr2, read_data1,
14 read_data2);
15
16     input logic clk, wr_en;
17     input logic [3:0] write_addr, read_addr1, read_addr2;
18     input logic [31:0] write_data;
19     output logic [31:0] read_data1, read_data2;
20
21     logic [15:0][31:0] memory;
22
23     always_ff @(posedge clk) begin
24         if(wr_en) begin
25             memory[write_addr] <= write_data;
26         end
27     end
28
29     always_comb begin
30         read_data1 <= memory[read_addr1];
31         read_data2 <= memory[read_addr2];
32     end
33 endmodule
```

```
1 //Aaron Hong (ahong02)
2 //Stephen Macris (smacris)
3 //3/29/23
4 //EE469 Lab1
5
6 //This module creates a basic arithmetic logic unit capable of addition, subtraction,
7 //ANDing, and ORing.
8
9 //Inputs: Two 32-bits a, b (inputs to be processed), one 2-bit ALUControl (controls which
10 //Outputs: One 32-bit Result (result of chosen operation), one 4-bit ALUFlags (flags thrown
11 //depending on the result).
12 module alu (a, b, ALUControl, Result, ALUFlags);
13     input logic [31:0] a, b;
14     input logic [1:0] ALUControl;
15     output logic [31:0] Result;
16     output logic [3:0] ALUFlags;
17     logic cout, x, diff_sign;
18     logic [31:0] sum, b_mod;
19
20     assign x = ~ALUControl[0] & ~ALUControl[1] & (a[31] == b[31]);
21     assign diff_sign = a[31] ^ sum[31];
22
23     //Instantiates a 32-bit full adder to do addition and subtraction operations.
24     fulladder32 FA(.A(a), .B(b_mod), .cin(ALUControl[0]), .sum(sum), .cout(cout));
25
26     //Determines what operation to perform depending on ALUControl.
27     always_comb begin
28         case (ALUControl[0])
29             1'b0: b_mod = b;
30             1'b1: b_mod = ~b;
31         endcase;
32
33         case (ALUControl)
34             2'b00: Result = sum;
35             2'b01: Result = sum;
36             2'b10: Result = a & b;
37             2'b11: Result = a | b;
38         endcase
39
40         ALUFlags[3] = Result[31];
41         ALUFlags[2] = (Result == 32'b0);
42         ALUFlags[1] = ~ALUControl[1] & cout;
43         ALUFlags[0] = x & diff_sign & ~ALUControl[1];
44     end
45 endmodule
```

```

1  //Aaron Hong (ahong02)
2  //Stephen Macris (smacris)
3  //EE469 Lab1
4
5  //This module adds two 32-bit numbers and a given carry-in value.
6
7  //Inputs: Two 32-bits A, B (inputs to be added), one 1-bit cin (carry-in value).
8  //Outputs: One 32-bit sum (sum), one 1-bit cout (carry-out value).
9  module fulladder32 (A, B, cin, sum, cout);
10
11     input logic [31:0] A;
12     input logic [31:0] B;
13     input logic cin;
14
15     output logic [31:0] sum;
16     output logic cout;
17
18     logic c0, c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18
19     , c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30;
20
21     //Chains together 32 instantiations of a 1-bit adder.
22     fulladder FA0(.A(A[0]), .B(B[0]), .cin(cin), .sum(sum[0]), .cout(c0));
23     fulladder FA1(.A(A[1]), .B(B[1]), .cin(c0), .sum(sum[1]), .cout(c1));
24     fulladder FA2(.A(A[2]), .B(B[2]), .cin(c1), .sum(sum[2]), .cout(c2));
25     fulladder FA3(.A(A[3]), .B(B[3]), .cin(c2), .sum(sum[3]), .cout(c3));
26     fulladder FA4(.A(A[4]), .B(B[4]), .cin(c3), .sum(sum[4]), .cout(c4));
27     fulladder FA5(.A(A[5]), .B(B[5]), .cin(c4), .sum(sum[5]), .cout(c5));
28     fulladder FA6(.A(A[6]), .B(B[6]), .cin(c5), .sum(sum[6]), .cout(c6));
29     fulladder FA7(.A(A[7]), .B(B[7]), .cin(c6), .sum(sum[7]), .cout(c7));
30     fulladder FA8(.A(A[8]), .B(B[8]), .cin(c7), .sum(sum[8]), .cout(c8));
31     fulladder FA9(.A(A[9]), .B(B[9]), .cin(c8), .sum(sum[9]), .cout(c9));
32     fulladder FA10(.A(A[10]), .B(B[10]), .cin(c9), .sum(sum[10]), .cout(c10));
33     fulladder FA11(.A(A[11]), .B(B[11]), .cin(c10), .sum(sum[11]), .cout(c11));
34     fulladder FA12(.A(A[12]), .B(B[12]), .cin(c11), .sum(sum[12]), .cout(c12));
35     fulladder FA13(.A(A[13]), .B(B[13]), .cin(c12), .sum(sum[13]), .cout(c13));
36     fulladder FA14(.A(A[14]), .B(B[14]), .cin(c13), .sum(sum[14]), .cout(c14));
37     fulladder FA15(.A(A[15]), .B(B[15]), .cin(c14), .sum(sum[15]), .cout(c15));
38     fulladder FA16(.A(A[16]), .B(B[16]), .cin(c15), .sum(sum[16]), .cout(c16));
39     fulladder FA17(.A(A[17]), .B(B[17]), .cin(c16), .sum(sum[17]), .cout(c17));
40     fulladder FA18(.A(A[18]), .B(B[18]), .cin(c17), .sum(sum[18]), .cout(c18));
41     fulladder FA19(.A(A[19]), .B(B[19]), .cin(c18), .sum(sum[19]), .cout(c19));
42     fulladder FA20(.A(A[20]), .B(B[20]), .cin(c19), .sum(sum[20]), .cout(c20));
43     fulladder FA21(.A(A[21]), .B(B[21]), .cin(c20), .sum(sum[21]), .cout(c21));
44     fulladder FA22(.A(A[22]), .B(B[22]), .cin(c21), .sum(sum[22]), .cout(c22));
45     fulladder FA23(.A(A[23]), .B(B[23]), .cin(c22), .sum(sum[23]), .cout(c23));
46     fulladder FA24(.A(A[24]), .B(B[24]), .cin(c23), .sum(sum[24]), .cout(c24));
47     fulladder FA25(.A(A[25]), .B(B[25]), .cin(c24), .sum(sum[25]), .cout(c25));
48     fulladder FA26(.A(A[26]), .B(B[26]), .cin(c25), .sum(sum[26]), .cout(c26));
49     fulladder FA27(.A(A[27]), .B(B[27]), .cin(c26), .sum(sum[27]), .cout(c27));
50     fulladder FA28(.A(A[28]), .B(B[28]), .cin(c27), .sum(sum[28]), .cout(c28));
51     fulladder FA29(.A(A[29]), .B(B[29]), .cin(c28), .sum(sum[29]), .cout(c29));
52     fulladder FA30(.A(A[30]), .B(B[30]), .cin(c29), .sum(sum[30]), .cout(c30));
53     fulladder FA31(.A(A[31]), .B(B[31]), .cin(c30), .sum(sum[31]), .cout(cout));
54
55 endmodule
56
57 //Tests fulladder32.
58 module fulladder32_testbench ();
59
60     logic [31:0] A, B, sum;
61     logic cin, cout;
62
63     fulladder32 dut (A, B, cin, sum, cout);
64
65     integer i;
66     initial begin
67
68
69         A = 32'd15; B = 32'd16; cin = 1'b0; #10;
70         A = 32'd15; B = 32'd16; cin = 1'b1; #10;
71         A = 32'd15; B = 32'd163; cin = 1'b0; #10;
72         A = 32'd15; B = 32'd216; cin = 1'b0; #10;
73         A = 32'd15; B = 32'd146; cin = 1'b0; #10;
74
75     end //initial

```

76

77 endmodule

```
1 //Aaron Hong (ahong02)
2 //Stephen Macris (smacris)
3 //EE469 Lab1
4
5 //Adds two 1-bit values and a carry-in value.
6
7 //Inputs: Three 1-bits A, B (inputs to be added), cin (carry-in value).
8 //Outputs: Two 1-bits sum (sum), cout (carry-out value).
9 module fulladder (A, B, cin, sum, cout);
10
11     input logic A, B, cin;
12     output logic sum, cout;
13
14     assign sum = A ^ B ^ cin;
15     assign cout = A&B | cin & (A^B);
16
17 endmodule
18
19 //Tests module fulladder by simulating all 2^3 input bit combinations
20 module fulladder_testbench();
21
22     logic A, B, cin, sum, cout;
23
24     fulladder dut (A, B, cin, sum, cout);
25
26
27     integer i;
28     initial begin
29
30         for(i=0; i<2**3; i++) begin
31             {A, B, cin} = i; #10;
32             end //for loop
33
34         end //initial
35
36 endmodule
37
```