```
//Aaron Hong (ahong02)
       //Stephen Macris (smacris)
//EE469 Lab1
 2
 4
 5
6
7
       //Adds two 1-bit values and a carry-in value.
       //Inputs: Three 1-bits A, B (inputs to be added), cin (carry-in value).
//Outputs: Two 1-bits sum (sum), cout (carry-out value).
 .
8
9
      module fulladder (A, B, cin, sum, cout);
10
11
           input logic A, B, cin;
12
13
14
           output logic sum, cout;
           assign sum = A \wedge B \wedge cin;
15
           assign cout = A\&B \mid cin \& (A\land B);
16
17
       endmodule
18
19
20
21
22
23
24
25
26
27
28
29
31
32
33
34
35
       //Tests module fulladder by simulating all 2^3 input bit combinations
       module fulladder_testbench();
           logic A, B, cin, sum, cout;
           fulladder dut (A, B, cin, sum, cout);
           integer i;
           initial bégin
               for(i=0; i<2**3; i++) begin
{A, B, cin} = i; #10;
end //for loop</pre>
           end //initial
36
37
       endmodule
```