```
1   //Aaron Hong (ahong02)
2   //Stephen Macris (smacris)
3   //3/29/23
4   //EE469 Lab1
5
6   //This module creates an asynchronous, two read port, one write port, 16x32 register file.
7
8   //Inputs: Two 1-bits clk (clock signal), wr_en (write enable), three 4-bits write_addr,
    read_addr1,
9   //read_addr2 (write and read addresses), one 32-bit write_data (data to be written at given
    write address).
10  //Outputs: Two 32-bits read_data1, read_data2 (data read from given read addresses).
11  module reg_file (clk, wr_en, write_data, write_addr, read_addr1, read_addr2, read_data1,
    read_data2);
12
13     input  logic  clk, wr_en;
14     input  logic [3:0] write_addr, read_addr1, read_addr2;
15     input  logic [31:0] write_data;
16     output logic [31:0] read_data1, read_data2;
17
18     logic [15:0][31:0] memory;
19
20     always_ff @(posedge clk) begin
21        if(wr_en) begin
22           memory[write_addr] <= write_data;
23        end
24     end
25
26     always_comb begin
27        read_data1 <= memory[read_addr1];
28        read_data2 <= memory[read_addr2];
29     end
30
31  endmodule
32
33
```