
## **Procedure**

## Task 2



**Figure 1**: 16x32 register file

In this task, we designed, implemented, and tested a 16x32 register file with two read ports and one write port and asynchronous (pictured above) in System Verilog. For reference, we were given Verilog code for a 16x32 one read, one write, synchronous register file. This largely influenced our implementation and design of our specific register file. The testbench also had specifications such as to verify that write data is written into the register file the clock cycle after wr\_en is asserted. Taking all this into account, we constructed our own 16x32 register file and tested it to ensure it made the specifications.

## Task 3

This task asked us to design and implement a 32-bit ALU (Arithmetic Logic Unit). The ALU talked about in lecture could add, subtract, do AND, and OR. There were also 4 bits of ALUFlags we had to implement 3 meaning result is negative, 2 result is 0, 1 the adder produces a carry out, and 0 the adder results in overflow. Using these specifications, the ALU was implemented into Verilog. To test it, we used 16 test vectors to ensure the implementation was correct. The test vectors are shown below in Table 1.

Test	ALUControl[1:0]	A	В	Result	ALUFlags
ADD 0+0	0	000000000	00000000	00000000	4
ADD 0+(-1)	0	FFFFFFF	FFFFFFF	FFFFFFF	8
ADD 1+(-1)	0	FFFFFFF	FFFFFFF	00000000	6
ADD FF+1	0	000000FF	00000001	00000100	0
SUB 0-0	1	00000000	00000000	00000000	6
SUB 0-(-1)	1	00000000	FFFFFFF	00000001	0
SUB 1-1	1	00000001	00000001	00000000	6
SUB 100-1	1	00000100	00000001	000000FF	2
AND	2	FFFFFFF	FFFFFFF	FFFFFFF	8
FFFFFFF,					
FFFFFFF					
AND	2	FFFFFFF	12345678	12345678	0
FFFFFFF,					
12345678					
AND	2	12345678	87654321	02244220	0
12345678,					
87654321					
AND	2	00000000	FFFFFFF	00000000	4
00000000,					
FFFFFFF					
OR	3	FFFFFFF	FFFFFFF	FFFFFFF	8
FFFFFFF,					
FFFFFFF					
OR	3	12345678	87654321	97755779	8
12345678,					
87654321					
OR	3	00000000	FFFFFFF	FFFFFFF	8
00000000,					
FFFFFFF					
OR	3	00000000	00000000	00000000	4
00000000,					
00000000					

 Table 1: test vectors

Stephen Macris Aaron Hong EE469 Lab 1 4/7/2023

### **Results**

### Task 2




Figure 3: Task 2 simulation

The above screenshot shows the testbench for the implementation of the 16x32 register file. The three tests that were asked to verify the implementation was correct was write data is written into the register file the clock cycle after wr\_en is asserted, read data is updated to the register data at an address the same cycle the address was provided, and read data is updated to write data at an address the cycle after the address was provided if the write address is the same and wr\_en was asserted. Based off the results of the screenshot, the tests did pass and the implementation was indeed correct.

Task 2




Figure 4: Task 3 simulation

The above screenshot shows the ModelSim simulation of the ALU implementation. Here we are looking to see if addition, subtraction, AND, and OR are working successfully based off the test vectors. It is also important to check if the ALUFlags are being flagged appropriately. Based off the results from the screenshot, we can confirm that the ALU is functioning properly, and the implementation was correct.

# **Appendix**

```
//Aaron Hong (ahong02)
      //Stephen Macris (smacris)
      //3/29/23
//EE469 Lab1
 3
 4
 5
 6
      //This module creates an asynchronous, two read port, one write port, 16x32 register file.
 8
      //Inputs: Two 1-bits clk (clock signal), wr_en (write enable), three 4-bits write_addr,
      read_addr1,
 9
      //read_addr2 (write and read addresses), one 32-bit write_data (data to be written at given
      write address).
10
      //Outputs: Two 32-bits read_data1, read_data2 (data read from given read addresses).
11
      module reg_file (clk, wr_en, write_data, write_addr, read_addr1, read_addr2, read_data1,
      read_data2);
          input logic clk, wr_en;
input logic [3:0] write_addr, read_addr1, read_addr2;
input logic [31:0] write_data;
output logic [31:0] read_data1, read_data2;
13
14
15
16
17
18
          logic [15:0][31:0] memory;
19
20
21
          always_ff @(posedge clk) begin
  if(wr_en) begin
22
23
24
25
26
27
                 memory[write_addr] <= write_data;</pre>
          end
          always_comb begin
              read_data1 <= memory[read_addr1];
read_data2 <= memory[read_addr2];</pre>
28
29
30
      endmodule
31
32
```

33

```
//Aaron Hong (ahong02)
      //Stephen Macris (smacris)
      //3/29/23
 3
 4
      //EE469 Lab1
 5
 6
      //This testbench tests reg_file to ensure that it functions properly: mostly testing
      asynchronous read.
7
 8
     module req_file_testbench();
9
             logic clk, wr_en;
logic [31:0] write_data, read_data1, read_data2;
logic [3:0] write_addr, read_addr1, read_addr2;
10
11
12
13
     reg_file dut (.clk(clk), .wr_en(wr_en), .write_data(write_data), .write_addr(
write_addr), .read_addr1(read_addr1), .read_addr2(read_addr2), .read_data1(read_data1), .
14
      read_data2(read_data2));
15
16
             //clock setup
17
             parameter clock_period = 100;
18
             initial begin
19
20
21
                 clk \ll 0;
                 forever #(clock_period /2) clk <= ~clk;</pre>
22
23
24
             end //initial
             initial begin
25
      wr_en <= 1'b0; write_addr <= 4'b0010; write_data <= 32'd8; read_addr1 <= 4'b0000;
read_addr2 <= 4'b0001; @(posedge clk);
    wr_en <= 1'b1;</pre>
26
27
      @(posedge clk);
28
                 wr_en <= 1'b0; write_addr <= 4'b0100; write_data <= 32'd16; read_addr1 <= 4'b0000;</pre>
      read_addr2 <= 4'b0001; @(posedge clk);</pre>
29
                wr_en <= 1'b1;
      @(posedge clk);
30
                                 @(posedge clk);
                 wr_en <= 1'b0; read_addr1 <= 4'b0010;
31
                                                                                           @(posedge clk);
32
                 wr_en <= 1'b0; read_addr2 <= 4'b0100;
                                                                                           @(posedge clk);
                 wr_en <= 1'b1; write_addr <= 4'b0011; write_data <= 32'd32; read_addr2 <= 4'b0011;
33
                                   @(posedge clk);
34
                                 @(posedge clk);
35
                 wr_en <= 1'b0;
      @(posedge clk);
36
                 wr_en <= 1'b1; write_addr <= 4'b0111; write_data <= 32'd64; read_addr1 <= 4'b0111;
                                   @(posedge clk);
37
                                 @(posedge clk);
38
                                 @(posedge clk);
39
                                 @(posedge clk);
40
                 $stop; //end simulation
41
42
43
             end //initial
44
45
      endmodule
46
```

```
//Aaron Hong (ahong02)
      //Stephen Macris (smacris)
      //3/29/23
 3
 4
      //EE469 Lab1
 5
 6
      //This module creates a basic arithmetic logic unit capable of addition, subtraction,
      //ANDing, and ORing.
 8
9
      //Inputs: Two 32-bits a, b (inputs to be processed), one 2-bit ALUControl (controls which
      operation).
10
      //Outputs: One 32-bit Result (result of chosen operation), one 4-bit ALUFlags (flags thrown
      depending on the result).
      module alu (a, b, ALUControl, Result, ALUFlags);
12
         input logic [31:0] a, b;
input logic [1:0] ALUControl;
output logic [31:0] Result;
output logic [3:0] ALUFlags;
logic cout, x, diff_sign;
logic [31:0] sum, b_mod;
13
14
15
16
17
18
19
20
          assign x = \sim ALUControl[0] \& \sim ALUControl[1] \& (a[31] == b[31]);
21
22
          assign diff_sign = a[31] \land sum[31];
23
          //Instantiates a 32-bit full adder to do addition and subtraction operations.
24
25
          fulladder32 FA(.A(a), .B(b_mod), .cin(ALUControl[0]), .sum(sum), .cout(cout));
26
27
28
          //Determines what operation to perform depending on ALUControl.
          always_comb begin
             case (ALUControl[0])
   1'b0: b_mod = b;
29
30
                 1'b1: b_mod = \simb;
31
             endcase;
32
33
              case (ALUControl)
34
                    b00: Result = sum;
35
                  2'b01: Result = sum;
                 2'b10: Result = a & b;
36
                 2'b11: Result = a | b;
37
38
              endcase
39
40
             ALUFlags[3] = Result[31];
ALUFlags[2] = (Result == 32'b0);
ALUFlags[1] = ~ALUControl[1] & cout;
41
42
43
             ALUFlags [0] = x \& diff_sign \& \sim ALUControl [1];
44
          end
45
```

46

endmodule

```
//Aaron Hong (ahong02)
       //Stephen Macris (smacris)
       //3/29/23
//EE469 Lab1
 3
 4
 5
 6
7
       //This module tests the ALU module against a given set of test vectors.
 .
8
9
      module alu_testbench();
           logic [103:0] testvectors [1000:0]; logic [31:0] a, b, Result; logic [3:0] ALUFlags; logic [1:0] ALUControl; logic clk;
10
11
12
13
14
15
           alu dut (.a(a), .b(b), .ALUControl(ALUControl), .Result(Result), .ALUFlags(ALUFlags));
16
17
           parameter CLOCK_PERIOD = 100;
18
19
           //clock setup
20
21
22
23
24
25
26
27
           initial clk = 1;
           always begin
               #(CLOCK_PERIOD /2);
               c1k = \sim c1k;
           end
           initial begin
               $readmemh("alu.tv", testvectors);
28
29
30
               for(int i = 0; i < 20; i = i + 1) begin
    {ALUControl, a, b, Result, ALUFlags} = testvectors[i]; @(posedge clk);
end //end simulation</pre>
31
           end //initial
34
35
       endmodule
36
```

 $0\_00000000\_000000000\_000000000\_4$ 2 3 4 5 6 7 1\_00000000\_FFFFFFFF\_00000001\_2 1\_00000001\_00000001\_00000000\_4 . 8 9 1\_00000100\_00000001\_00000011\_0 2\_FFFFFFF\_FFFFFFFFFFFFFF8 2\_FFFFFFF\_12345678\_12345678\_0 2\_12345678\_87654321\_02244220\_0 2\_00000000\_FFFFFFFF\_000000000\_4 10 11 12 3\_FFFFFFF\_FFFFFFFF\_8 3\_12345678\_87654321\_97755779\_8 13 14 15 3\_0000000\_FFFFFFF\_FFFFFF\_8 16 3\_0000000\_00000000\_00000000\_4

```
//Aaron Hong (ahong02)
               //Stephen Macris (smacris)
   3
               //EE469 Lab1
   4
  5
6
7
               //This module adds two 32-bit numbers and a given carry-in value.
               //Inputs: Two 32-bits A, B (inputs to be added), one 1-bit cin (carry-in value).
  8
               //Outputs: One 32-bit sum (sum), one 1-bit cout (carry-out value).
  9
              module fulladder32 (A, B, cin, sum, cout);
10
                        input logic [31:0] A;
input logic [31:0] B;
11
12
                        input loğic cin;
13
14
15
                        output logic [31:0] sum;
16
                        output logic cout;
17
               logic c0, c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18
, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30;
18
                      //chains together 32 instantiations of a 1-bit adder fulladder FA0(.A(A[0]), B(B[0]), cin(cin), .sum(sum[1]), .cout(c0)); fulladder FA1(.A(A[1]), B(B[1]), .cin(c0), .sum(sum[1]), .cout(c1)); fulladder FA2(.A(A[2]), B(B[2]), .cin(c1), .sum(sum[2]), .cout(c2)); fulladder FA3(.A(A[2]), B(B[3]), .cin(c2), .sum(sum[3]), .cout(c3)); fulladder FA4(.A(A[4]), B(B[4]), .cin(c3), .sum(sum[4]), .cout(c4)); fulladder FA5(.A(A[5]), B(B[5]), .cin(c4), .sum(sum[5]), .cout(c5)); fulladder FA6(.A(A[6]), B(B[6]), .cin(c5), .sum(sum[6]), .cout(c6)); fulladder FA7(.A(A[7]), B(B[7]), .cin(c6), .sum(sum[7]), .cout(c7)); fulladder FA8(.A(A[8]), B(B[8]), .cin(c7), .sum(sum[9]), .cout(c8)); fulladder FA9(.A(A[9]), B(B[9]), .cin(c6), .sum(sum[9]), .cout(c8)); fulladder FA9(.A(A[1]), B(B[10]), .cin(c9), .sum(sum[10]), .cout(c10)); fulladder FA1(.A(A[1]), B(B[11]), .cin(c10), .sum(sum[10]), .cout(c10)); fulladder FA1(.A(A[1]), B(B[11]), .cin(c10), .sum(sum[11]), .cout(c11)); fulladder FA1(.A(A[1]), B(B[13]), .cin(c11), .sum(sum[12]), .cout(c12)); fulladder FA1(.A(A[1]), B(B[13]), .cin(c11), .sum(sum[11]), .cout(c12)); fulladder FA1(.A(A[1]), B(B[14]), .cin(c13), .sum(sum[15]), .cout(c13)); fulladder FA1(.A(A[1]), B(B[14]), .cin(c13), .sum(sum[15]), .cout(c15)); fulladder FA1(.A(A[1]), B(B[14]), .cin(c15), .sum(sum[15]), .cout(c15)); fulladder FA1(.A(A[1]), B(B[14]), .cin(c10), .sum(sum[15]), .cout(c15)); fulladder FA1(.A(A[1]), B(B[14]), .cin(c10), .sum(sum[15]), .cout(c17)); fulladder FA1(.A(A[1]), B(B[14]), .cin(c10), .sum(sum[11]), .cout(c21)); fulladder FA1(.A(A[1]), B(B[14]), .cin(c10), .sum(sum[12]), .cout(c20)); fulladder FA2(.A(A[2]), B(B[24]), .cin(c20), .sum(sum[21]), .cout(c21)); fulladder FA2(.A(A[2]), B(B[24]), .cin(c20), .sum(sum[21]), .co
19
                         //Chains together 32 instantiations of a 1-bit adder.
20
21
22
23
24
25
26
27
28
29
30
31
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
                        fulladder FA31(.A(A[<mark>31</mark>]), .B(B[<mark>31</mark>]), .cin(c30), .sum(sum[<mark>31</mark>]), .cout(cout));
53
54
55
               endmodule
56
               //Tests fulladder32.
57
              module fulladder32_testbench();
58
59
                         logic [31:0] A, B, sum;
60
                        logic cin, cout;
61
62
                        fulladder32 dut (A, B, cin, sum, cout);
63
64
65
                        integer i;
                        initial begin
66
67
                                   A = 32'd15; B = 32'd16; cin = 1'b0; #10;
A = 32'd15; B = 32'd16; cin = 1'b1; #10;
A = 32'd15; B = 32'd163; cin = 1'b0; #10;
69
                                    A = 32'd15; B = 32'd216; cin = 1'b0; #10;
73
                                    A = 32'd15; B = 32'd146; cin = 1'b0; #10;
75
                        end //initial
```

Project: DE1\_SoC

```
//Aaron Hong (ahong02)
       //Stephen Macris (smacris)
//EE469 Lab1
 2
 4
 5
6
7
       //Adds two 1-bit values and a carry-in value.
       //Inputs: Three 1-bits A, B (inputs to be added), cin (carry-in value).
//Outputs: Two 1-bits sum (sum), cout (carry-out value).
 .
8
9
      module fulladder (A, B, cin, sum, cout);
10
11
           input logic A, B, cin;
12
13
14
           output logic sum, cout;
           assign sum = A \wedge B \wedge cin;
15
           assign cout = A\&B \mid cin \& (A\land B);
16
17
       endmodule
18
19
20
21
22
23
24
25
26
27
28
29
31
32
33
34
35
       //Tests module fulladder by simulating all 2^3 input bit combinations
       module fulladder_testbench();
           logic A, B, cin, sum, cout;
           fulladder dut (A, B, cin, sum, cout);
           integer i;
           initial bégin
               for(i=0; i<2**3; i++) begin
{A, B, cin} = i; #10;
end //for loop</pre>
           end //initial
36
37
       endmodule
```