

```
1  //Aaron Hong (ahong02)
2  //Stephen Macris (smacris)
3  //3/29/23
4  //EE469 Lab1
5
6  //This module creates an asynchronous, two read port, one write port, 16x32 register file.
7
8  //Inputs: Two 1-bits clk (clock signal), wr_en (write enable), three 4-bits write_addr,
9  read_addr1,
10 //read_addr2 (write and read addresses), one 32-bit write_data (data to be written at given
11 write address).
12 //Outputs: Two 32-bits read_data1, read_data2 (data read from given read addresses).
13 module reg_file (clk, wr_en, write_data, write_addr, read_addr1, read_addr2, read_data1,
14 read_data2);
15
16     input logic clk, wr_en;
17     input logic [3:0] write_addr, read_addr1, read_addr2;
18     input logic [31:0] write_data;
19     output logic [31:0] read_data1, read_data2;
20
21     logic [15:0][31:0] memory;
22
23     always_ff @(posedge clk) begin
24         if(wr_en) begin
25             memory[write_addr] <= write_data;
26         end
27     end
28
29     always_comb begin
30         read_data1 <= memory[read_addr1];
31         read_data2 <= memory[read_addr2];
32     end
33 endmodule
```