Aaron Hong (ahong02) Stephen Macris (smacris) EE 469 9 May 2023

## Lab 3 Report

## **Procedure**

In this lab, the single cycle processor was upgraded to a pipelined processor. Stalling, flushing, and forwarding logic were added to handle data and control hazards.

## Results

111000000100111100000000000001111	// 0 MAIN	SUB R0 R15 R15	R0 = 0
111000101000000000010000000000001	// 4	ADD R1 R0 #1	R1 = 1
111000011000000000100000000000001	// 8	ORR R2 R0 R1	R2 = 1
111000101000000000100000000000010	// 12	ADD R2 R0 #2	R2 = 2
1110001001010010000000000000000000	// 16	SUBS R0 R2 #0	R0 = 2
000010100000000000000000000000000000000	// 20	BEQ TAG1	
1110000000000010001000000000000000	// 24	AND R2 R2 R0	R2 = 2
1110000000000010000100000000000000	// 28	AND R1 R2 R0	R1 = 2
111000001000000110010000000000000	// 32 TAG1	ADD R9 R1 R0	R9 = 4
111001011000000010010000000001001	// 36	STR R9 [R0, #9]	
11100101100100000011000000001001	// 40	LDR R3 [R0, #9]	R3 = 4
111000000000001100100000000000010	// 44	AND R2 R3 R2	R2 = 0

Figure 1: Test assembly instructions with expected register outputs




Figure 2: Simulation waveform

As shown in Figure 1 and 2, the pipelined processor is executing the instructions correctly. Stalling, flushing, and forwarding processes are also demonstrated. Figure 2 will be investigated more thoroughly in the following sections. Figures 3, 4, and 5 are magnified portions of Figure 2.



Figure 3: Forwarding signals

When PC=12, instruction 4 is in the execution stage and instruction 0 is in the memory stage. Since source register A of instruction 4 is the same as the destination register of instruction 0, there is a match between execute and memory stages and ForwardAE is set to 10. Hence, the data from the memory stage is forwarded to the execution stage: SrcAE = ALUOutM.

When PC=16, instruction 8 is in the execution stage and instruction 0 is in the writeback stage. Since source register A of instruction 8 is the same as the destination register of instruction 0, there is a match between execute and writeback stages and ForwardAE is set to 01. Hence, the data from the writeback stage is forwarded to the execution stage: SrcAE = ResultW.




Figure 4: Branch flushing

Figure 4 shows that the two cycles of instruction are being flushed when the branch instruction (instruction 20) enters the decode stage.




Figure 5: Memory stalling

Figure 5 shows that the processor stalled for the LDR instruction (instruction 40) to finish before executing instruction 44, which accessed the destination register of instruction 40.

## Appendix

```
/st arm is the spotlight of the show and contains the bulk of the datapath and control
       logic. This module is split into two parts, the datapath and control.
 3
       // clk - system clock
       // rst - system reset
       // Instr - incoming 32 bit instruction from imem, contains opcode, condition, addresses and
       or immediates
       // ReadData - data read out of the dmem
// WriteData - data to be written to the dmem
// MemW - write enable to allowed WriteData to overwrite an existing dmem word
 7
 8
 9
       // PC - the current program count value, goes to imem to fetch instruciton
10
11
       // ALUResult - result of the ALU operation, sent as address to the dmem
12
13
       module arm (
             input
14
                       logic
                                          clk, rst,
            input logic [31:0] Instr,
input logic [31:0] ReadData,
output logic [31:0] WriteData,
output logic [31:0] PC, ALUResult,
15
16
17
18
19
             output logic
                                          MemWrite
20
       );
21
22
             // datapath buses and signals
             logic [31:0] PCF, PCPrime, PCPlus4F, PCPlus8D; // pc signals logic [3:0] RA1D, RA2D, RA1E, RA2E; // reg
23
                                                                                             // regfile input addresses
24
       logic [31:0] RD1D, RD2D, RD1E, RD2E; // raw regfile outputs
logic [3:0] ALUFlags, FlagsD, FlagsE; // alu combinational flag out
logic [31:0] ExtImmD, ExtImmE, SrcAE, SrcBE; // immediate and alu inputs
logic [31:0] ResultW; // computed or fetched value to be written
into regfile or pc
25
26
                                                                                             // alu combinational flag outputs
27
28
29
30
             // control signals
31
             logic PCSrcD, PCSrcE, PCSrcM, PCSrcW, PCWrPendingF;
             logic RegwriteD, RegwriteE, RegwriteM, RegwriteW;
logic MemtoRegD, MemtoRegE, MemtoRegM, MemtoRegW;
logic MemwriteD, MemwriteE, MemwriteM;
32
33
34
             logic [1:0] ALUControlD, ALUControlE;
logic BranchD, BranchE;
35
36
37
             logic ALUSrcD, ALUSrcE;
             logic [1:0] ImmSrcD;
logic Match_1E_M, Match_2E_M;
logic Match_1E_W, Match_2E_W;
logic Match_12D_E;
38
39
40
41
42
             logic BranchTakene, Stalle, Stalle, Flushe, Flushe, IdrStalle, Condex, Condexe;
             logic [1:0] FlagwriteD, FlagwriteE, RegSrcD;
43
             logic [1:0] ForwardAE, ForwardBE;
logic [3:0] CondE, WA3E, WA3M, WA3W;
logic [31:0] ALUOUTW, ALUOUTM;
logic [31:0] InstrF, InstrD;
logic [31:0] ReadDataM, ReadDataW;
44
45
46
47
48
             logic [31:0] WriteDataE, WriteDataM;
49
50
             logic [31:0] ALUResultE;
51
52
       /* The datapath consists of a PC as well as a series of muxes to make decisions about which data words to pass forward and operate on. It is ____** noticeably missing the register file and alu, which you will fill in using the
53
54
       modules made in lab 1. To correctly match up signals to the
55
             ** ports of the register file and alu take some time to study and understand the logic
       and flow of the datapath.
56
57
58
                                                                     DATAPATH
59
60
             // connect module inputs and outputs to datapath
61
62
             assign InstrF = Instr;
63
             assign ReadDataM = ReadData;
64
             assign WriteData = WriteDataM;
             assign MemWrite = MemWriteM;
65
             assign PC = PCF;
66
67
             assign ALUResult = ALUOutM;
68
69
             assign PCPrime = BranchTakenE ? ALUResultE : (PCSrcW ? ResultW : PCPlus4F); // mux,
       use either default or newly computed value
```

```
assign PCPlus4F = PCF + 'd4;
                                                                // default value to access next instruction
 71
           assign PCPlus8D = PCPlus4F;
                                                         // value read when reading from reg[15]
 72
           // update the PC, at rst initialize to 0
always_ff @(posedge clk) begin
 73
                if (rst)
                                    PCF <= '0:
 75
 76
                else if (!StallF) PCF <= PCPrime;</pre>
 77
                                    PCF <= PCF;
 78
           end
 79
 80
           // determine the register addresses based on control signals
           // RegSrcD[0] is set if doing a branch instruction
 81
           // RefSrc[1] is set when doing memory instructions
 82
 83
           assign RA1D = RegSrcD[0] ? 4'd15
 84
           assign RA2D = RegSrcD[1] ? InstrD[15:12] : InstrD[3:0];
 85
 86
           // Instantiates a register file to hold values.
 87
           reg_file u_reg_file `
 88
                .clk
                             (!clk)
 89
                             (RegWriteW),
                .wr_en
 90
                .write_data(ResultW),
 91
                .write_addr(WA3W),
                .read_addr1(RA1D),
.read_addr2(RA2D),
.read_data1(RD1D),
 92
 93
 94
 95
                .read_data2(RD2D)
           );
 96
 97
           // two muxes, put together into an always_comb for clarity
// determines which set of instruction bits are used for the immediate
 98
 99
100
           always_comb begin
                         (ImmSrcD == 'b00) ExtImmD = {{24{InstrD[7]}}}, InstrD[7:0]};
                                                                                                       // 8
101
       bit immediate - reg operations
                else if (ImmSrcD == 'b01) ExtImmD = {20'b0, InstrD[11:0]};
102
                                                                                                      // 12
       bit immediate - mem operations
103
                                              ExtImmD = \{\{6\{InstrD[23]\}\}\}, InstrD[23:0], 2'b00\}; // 24
                else
       bit immediate - branch operation
104
           end
105
           // WriteData and SrcA are direct outputs of the register file, wheras SrcB is chosen
106
       between reg file output and the immediate
107
           assign SrcBE = ALUSrcE ? ExtImmE : WriteDataE;
                                                                      // determine alu operand to be
       either from reg file or from immediate
108
           // Depending on forwarding control signal from hazard unit, choose appropriate ALU
       operand
109
           always_comb begin
110
              case (ForwardAE)
       2'b00: SrcAE = (RA1E == 'd15) ? (BranchTakenE ? PCPlus8D : PCF) : RD1E; //
substitute the 15th regfile register for PC
111
112
                   b01: SrcAE = ResultW;
                 2'b10: SrcAE = ALUOutM;
113
114
                 default: SrcAE = RD1E;
115
             endcase
116
             case (ForwardBE)
  2'b00: WriteDataE = (RA2E == 'd15) ? (BranchTakenE ? PCPlus8D : PCF) : RD2E; //
117
118
       substitute the 15th regfile register for PC
119
                  'b01: WriteDataE = ResultW;
                 <mark>2'b10</mark>: WriteDataE = ALUOutM;
120
121
                 default: WriteDataE = RD2E;
122
             endcase
123
           end
124
125
126
           // Instantiates an alu module to do arithmetic operations.
127
           alu u_alu (
128
                              (SrcAE),
                .a
129
                .b
                              (SrcBE),
130
                .ALUControl
                              (ALUControlE),
131
                .Result
                              (ALUResultE),
132
                .ALUFlags
                              (ALUFlags)
133
           );
134
           // determine the result to run back to PC or the register file based on whether we used
135
       a memory instruction
136
           assign ResultW = MemtoRegW ? ReadDataW : ALUOutW;
                                                                        // determine whether final
```

Page 2 of 6

```
writeback result is from dmemory or alu
137
138
            // input signals for the hazard unit
           assign Match_1E_M = (RA1E == WA3M);
139
           assign Match_2E_M = (RA2E == WA3M)
140
           assign Match_1E_W = (RA1E == WA3W);
141
142
           assign Match_2E_W = (RA2E == WA3W);
143
           assign Match_12D_E = ((RA1D == WA3E) + (RA2D == WA3E));
           assign PCWrPendingF = (PCSrcD + PCSrcE + PCSrcM) & !BranchTakenE;
144
145
           assign BranchTakenE = BranchE & CondExE;
146
           // Instantiate a conditional unit to manage flags register and determine instruction
147
       execution
148
           cond_unit u_cond_unit (
149
                 .cond
                               (CondE),
150
                 .flags
                               (FlagsE)
                               (ALUFlags)
151
                 .ALUFlags
152
                 .flag_write (FlagWriteE),
153
                 .flags_out
                               (FlagsD),
154
                 .cond_ex
                               (CondExE)
155
           );
156
           // Instantiate a hazard unit to provide stalling, flushing, and forwarding control
157
       signals
158
           hazard_unit u_hazard_unit (
                 .Match_1E_M (Match_1E_M),
159
160
                 .Match_2E_M
                              (Match_2E_M),
161
                 .Match_1E_W (Match_1E_W),
                 .Match_2E_W (Match_2E_W),
.Match_12D_E (Match_12D_E),
.RegWriteM (RegWriteM),
162
163
164
                 .RegWriteW
165
                               (RegWriteW),
166
                 .MemtoRegE
                               (MemtoRegE),
                 .BranchTakenE (BranchTakenE),
167
168
                 .PCWrPendingF (PCWrPendingF),
169
                 .PCSrcW (PCSrcW),
170
                 .ForwardAE
                               (ForwardAE),
171
                 .ForwardBE
                               (ForwardBE),
                 .Stallf (Stallf),
172
                 .StallD (StallD),
173
174
                 .FlushD (FlushD),
175
                 .FlushE (FlushE)
176
           );
177
178
           // Synchronously move signals along the datapath
179
           always_ff @(posedge clk) begin
180
                 //Fetch to Decode
181
                 if (FlushD) InstrD <= 32'b0;</pre>
182
                 else if (!rst && !StallD) InstrD <= InstrF;</pre>
183
184
                 //Decode to Execute
185
                 if (!FlushE) begin
186
                     PCSrcE <= PCSrcD;
187
                     RegWriteE <= RegWriteD;</pre>
                    MemtoRegE <= MemtoRegD;
MemWriteE <= MemWriteD;</pre>
188
189
                     ALUControlE <= ALUControlD;
190
191
                     BranchE <= BranchD;</pre>
192
                     ALUSTCE <= ALUSTCD;
193
                     FlagWriteE <= FlagWriteD;</pre>
194
                     CondE <= InstrD[31:28];</pre>
195
                     FlagsE <= FlagsD;</pre>
                     RD1E <= RD1D;
RD2E <= RD2D;
196
197
198
                     RA1E <= RA1D:
199
                     RA2E <= RA2D;
                     WA3E <= InstrD[15:12];
200
201
                     ExtImmE <= ExtImmD;</pre>
                 end else begin
203
                     PCSrcE <= 0;
                     RegWriteE <= 0;
204
205
                     MemtoRegE <= 0;</pre>
206
                     MemWriteE <= 0;</pre>
207
                     ALUControlE <= 0;
208
                     BranchE \leq 0;
                     ALUSTCE <= 0;
209
```

```
FlagWriteE <= 0;</pre>
                     CondE <= 4'b1111';
                     FlagsE <= 0;</pre>
212
                     RD1E <= 0;
RD2E <= 0;
214
                     WA3E \ll 0;
215
                     ExtImmE <= 0;</pre>
217
                 end
218
                  //Execute to Memory
                  if (!BranchTakenE) begin
220
                     PCSrcM <= PCSrcE & CondExE;
221
                     RegWriteM <= RegWriteE & CondExE;</pre>
                     MemtoRegM <= MemtoRegE;
MemWriteM <= MemWriteE & CondExE;</pre>
223
224
                     WriteDataM <= WriteDataE;</pre>
                     ALUOutM <= ALUResultE;
                     WA3M <= WA3E;
227
228
                 end
230
                  //Memory to Writeback
                 ReadDataW <= ReadDataM;</pre>
231
232
                 ALUOutW <= ALUOutM;
                 WA3W <= WA3M;
233
234
                 PCSrcW <= PCSrcM;
235
                 RegWriteW <= RegWriteM;</pre>
                 MemtoRegW <= MemtoRegM;</pre>
236
237
           end
238
239
           /* The control conists of a large decoder, which evaluates the top bits of the
240
       instruction and produces the control bits
           ** which become the select bits and write enables of the system. The write enables
241
       (RegW, MemW and PCS) are
242
              especially important because they are representative of your processors current
       state.
243
244
245
246
247
           always_comb begin
                casez (InstrD[27:20])
248
249
                     // ADD (Imm or Reg)
8'b00?_0100_?: begin // note that we use wildcard "?" in bit 25. That bit
250
251
       decides whether we use immediate or reg, but regardless we add
252
                          PCSrcD
                          MemtoRegD = 0;
253
254
                          MemWriteD = 0;
                          ALUSrcD = InstrD[25]; // may use immediate
                          RegWriteD = 1;
RegSrcD = 'b00;
ImmSrcD = 'b00;
256
257
258
                          ALUControlD = b00;
259
260
                          FlagWriteD = {InstrD[20], InstrD[20]};
                          BranchD = 0;
262
                     end
263
                     // SUB/CMP (Imm or Reg) 8'b00?_0010_? : begin
264
265
                                                 // note that we use wildcard "?" in bit 25. That bit
       decides whether we use immediate or reg, but regardless we sub
266
                          PCSrcD
267
                          MemtoRegD = 0;
268
                          MemWriteD = 0;
269
                          ALUSrcD = InstrD[25]; // may use immediate
270
                          RegWriteD = 1;
                          RegSrcD = 'b00;
ImmSrcD = 'b00;
ALUControlD = 'b01;
271
                          FlagWriteD = {InstrD[20], InstrD[20]};
274
                          BranchD = 0;
275
276
                     end
277
                     // AND
8'b000_0000_? : begin
278
279
                                   = 0;
280
                          PCSrcD
```

```
281
                           MemtoRegD = 0;
282
                           MemWriteD = 0;
                                      = <mark>0</mark>;
283
                           ALUSrcD
284
                           RegWriteD = 1;
                           RegSrcD = 'b00;
ImmSrcD = 'b00;
ALUControlD = 'b10;
285
                                                     // doesn't matter
286
287
                           FlagWriteD = {InstrD[20], 1'b0};
288
                           BranchD = 0;
289
290
                           //FlagWriteE = 00;
291
                      end
292
                      // ORR
8'b000_1100_? : begin
293
294
295
                                      = 0;
                           PCSrcD
                           MemtoRegD = 0;
296
297
                           MemWriteD = 0;
298
                           ALUSrcD
299
                           RegWriteD = 1;
                                     = b00;
300
                           RegSrcD
                                      = 'b00;
                                                     // doesn't matter
301
                           ImmSrcD
                           ALUControlD = b11;
302
                           FlagWriteD = {InstrD[20], 1'b0};
303
304
                           BranchD = 0;
305
                      end
306
                      // LDR
8'b010_1100_1 : begin
307
308
                                     = 0;
309
                           PCSrcD
                           MemtoRegD = 1;
310
                           MemWriteD = 0;
311
312
                           ALUSrcD = 1
                           RegWriteD = 1;
                                     = 'b10;
= 'b01;
314
                           RegSrcD
                                                     // msb doesn't matter
                           ImmSrcD
315
                           ALUControlD = b00;
316
                                                    // do an add
                           FlagWriteD = 00;
317
318
                           BranchD = 0;
319
                      end
320
                      // STR
8'b010_1100_0 : begin
321
322
                           PCSrcD = 0;
MemtoRegD = 0; // doesn't matter
324
325
                           MemWriteD = 1
                           ALUSrcD
327
                           RegWriteD = 0;
                           RegSrcD = 'b10;
ImmSrcD = 'b01;
ALUControlD = 'b00;
328
                                                     // msb doesn't matter
329
330
                                                    // do an add
                           FlagWriteD = 00;
331
332
                           BranchD = 0;
333
                      end
334
                      // B
8'b1010_???? : begin
if(CondExE) begin
PCSrCD = 1
335
337
338
339
                               MemtoRegD = 0;
340
                               MemWriteD = 0;
                                         = 1;
341
                               ALUSrcD
342
                               RegWriteD = 0;
                                         = 'b01;
= 'b10;
343
                               RegSrcD
344
                               ImmSrcD
345
                               ALUControlD = b00; // do an add
346
                               flagWriteD = 00;
347
                               BranchD = 1;
                           end else begin
348
                               PCSrcD = 0;
MemtoRegD = 0;
350
351
                               MemWriteD = 0;
                               ALUSrcD
                               RegWriteD = 0;
                              RegSrcD = 'b00;
ImmSrcD = 'b00;
ALUControlD = 'b00;
354
355
                                                         // doesn't matter
356
```

```
357
358
359
360
                                      flagWriteD = 00;
                                      BranchD = 0;
                                  end
                           end
361
                              // CMP
8'b00?00101 : begin
362
363
364
365
                                           = 0;
                                   PCS
                                   MemtoRegD = 0;
366
367
                                   MemW = 0;
ALUSrcD
                                                  = Instr[25];
368
369
370
371
372
373
                                   RegW = 1;
                                   RegSrcD = b00;
                                   ImmSrcD = 'b00;
ALUControlD = 'b01; // subtract
                                   FlagWriteE = 11;
                              end
                                 PCSrcD = 0;

MemtoRegD = 0; // doesn't matter

MemWriteD = 0;

ALUSrcD = 0;

RegWriteD = 0;

RegSrcD = 'b00:

ImmSrcD
374
375
376
                       default: begin
377
378
379
380
381
                                   ImmSrcD = 'b00;
ALUControlD = 'b00;
382
                                                                   // do an add
383
                                   FlagWriteD = 00;
384
385
386
                                   BranchD = 0;
                       end
387
                     endcase
388
               end
389
390
391
         endmodule
```

```
//Aaron Hong (ahong02)
        //Stephen Macris (smacris)
        //5/3/23
 3
 4
        //EE469 Lab3
 5
 6
7
        //This module creates an asynchronous conditional unit that manages the flags register
       //and determines conditional execution.
 8
       module cond_unit (cond, flags, ALUFlags, flag_write, flags_out, cond_ex);
10
                       logic [3:0] cond, flags, ALUFlags;
logic [1:0] flag_write;
11
12
            input
13
            output logic cond_ex;
14
            output logic [3:0] flags_out;
15
16
17
            always_comb begin
                 case (cond)
   4'b0000: cond_ex = flags[2];
18
                     4'b0001: cond_ex = !flags[2];
19
20
21
22
23
24
25
26
27
28
29
                     4'b0010: cond_ex = flags[1];
                     4'b0011: cond_ex = !flags[1];
                     4'b0011: CONQ_ex = :!!ays_L_J,

4'b0100: cond_ex = flags[3];

4'b0101: cond_ex = !flags[3];

4'b0110: cond_ex = flags[0];

4'b0111: cond_ex = !flags[0];

4'b1000: cond_ex = !flags[2] && flags[1];

4'b1010: cond_ex = flags[2] || !flags[1];
                     4'b1010: cond_ex = !(flags[3] ^ flags[0]);

4'b1011: cond_ex = flags[3] ^ flags[0];

4'b1100: cond_ex = !flags[2] && !(flags[3] ^ flags[0]);

4'b1101: cond_ex = flags[2] || (flags[3] ^ flags[0]);
31
32
33
                     4'b1110: cond_ex = 1;
                     default: cond_ex = 0;
34
35
                 endcase
                 case (flag_write)
36
37
                        b11: flags_out = ALUFlags;
                      2'b10: flags_out = {ALUFlags[3:2], 2'b00};
38
                     2'b01: flags_out = {2'b00, ALUFlags[1:0]};
2'b00: flags_out = 4'b0000;
39
40
41
                     default: flags_out = 4'b0000;
42
                 endcase
43
            end
44
45
       endmodule
```

46 47

```
//Aaron Hong (ahong02)
       //Stephen Macris (smacris)
       //5/3/23
//EE469 Lab3
 3
 4
 5
 6
       //This module creates an asynchronous hazard unit that outputs stalling, flushing, and
       forwarding control signals.
 7
 8
       module hazard_unit (
           input logic Match_1E_M, Match_2E_M,
input logic Match_1E_W, Match_2E_W,
input logic Match_12D_E,
input logic RegWriteM, RegWriteW, MemtoRegE, BranchTakenE, PCWrPendingF, PCSrcW,
output logic [1:0] ForwardAE, ForwardBE,
 9
10
11
12
13
14
           output logic StallF, StallD, FlushD, FlushE
15
16
17
           logic ldrStallD;
18
19
           assign ldrStallD = Match_12D_E & MemtoRegE;
20
21
22
23
           assign StallF = ldrStallD + PCWrPendingF;
           assign FlushD = PCWrPendingF + PCSrcW + BranchTakenE;
assign FlushE = ldrStallD + BranchTakenE;
assign StallD = ldrStallD;
24
25
26
27
28
29
           always_comb begin
               if (Match_1E_M && RegWriteM) ForwardAE = 2'b10;
else if (Match_1E_W && RegWriteW) ForwardAE = 2'b01;
                                                                 ForwardAE = 2'b00;
               else
30
31
32
               if
                           (Match_2E_M && RegWriteM) ForwardBE = 2'b10;
               else if (Match_2E_W && RegWriteW) ForwardBE = 2'b01;
33
                                                                 ForwardBE = 2'b00;
                else
34
35
           end
36
       endmodule
37
```

38