Procedure

Task 1

In task 1 we were given multiple files that were all part of a single-cycle processor. The files given were *top.sv, imem.sv, dmem.sv, arm.sv,* and *testbench.sv.* We were tasked with implementing our register file and ALU that were made in 1 into the data path of the arm processor. To do this it was very important to study and understand how the datapath worked, studying the schematic of the processor was of great assistance for this part, and is pictured below. After the register file and ALU were implemented, we then had to test to verify it was working correctly.




Figure 1: processer schematic

| Cycle | PC | Instr | SrcA | SrcB | ALUResult | WriteData | ReadData | MemWrite | RegWrite | Result |
|-------|----|---------------------------|------|------|-----------|-----------|----------|----------|----------|--------|
| 1 | 0 | ADD R0, R15, #0 | 8 | 0 | 8 | 8 | X | 0 | 1 | 8 |
| 2 | 4 | SUB R1, R0, R0 | 8 | 8 | 0 | 8 | X | 0 | 1 | 0 |
| 3 | 8 | ADD R2, R1, #10 | 0 | A | A | X | X | 0 | 1 | A |
| 4 | 12 | ADD R3, R0, R2 | 8 | A | 12 | X | X | 0 | 1 | 12 |
| 5 | 16 | SUB R4, R2, #3 | A | 3 | 7 | X | X | 0 | 1 | 7 |
| 6 | 20 | SUB R5, R3, R4 | 12 | 7 | В | X | X | 0 | 1 | В |
| 7 | 24 | ORR R6, R4, R5 | 7 | В | F | X | X | 0 | 1 | F |
| 8 | 28 | AND R7, R6, R5 | F | В | В | X | X | 0 | 1 | В |
| 9 | 32 | STR R7, [R1, #0] | X | X | X | X | X | 0 | 0 | X |
| 10 | 36 | B SKIP | X | X | X | X | X | 0 | 0 | X |
| 11 | 48 | LDR R8, [R1, #0] | X | X | X | X | В | 1 | 1 | X |
| 12 | 52 | B LOOP | X | X | X | X | X | 0 | 0 | X |
| 13 | 52 | B LOOP | X | X | X | X | X | 0 | 0 | X |
| 14 | 52 | B LOOP | X | X | X | X | X | 0 | 0 | X |
| 15 | 52 | B LOOP | X | X | X | X | X | 0 | 0 | X |
| 16 | 52 | B LOOP | X | X | X | X | X | 0 | 0 | X |
| 17 | 52 | B LOOP | X | X | X | X | X | 0 | 0 | X |
| 18 | 52 | B LOOP | X | X | X | X | X | 0 | 0 | X |
| 19 | 52 | B LOOP | X | X | X | X | X | 0 | 0 | X |

Table 1: First nineteen cycles of memfile.dat

Stephen Macris Aaron Hong EE469 Lab 2 4/21/2023

Task 2

In this task we had to implement new instructions to the processor. We implemented the CMP instruction which gave purpose to ALUFLags. Comparator instructions such as EQ, NE, GE, GT, LE, and LT were also implemented. Once these new instructions were implemented, a more complicated test was given to ensure that the instructions were implemented correctly, and the processor is functioning as intended.

The PC cycle of memfile2.dat is:

0, 4, 8, 12, 16, 20, 24, 28, 32, 36, 48, 52, 56, 60, 64, 72, 76, 80, 84, 92, 96, 100, 104, 112, 116

Results

Task 1




Figure 2: Task 1 simulation

The screenshot above shows the simulation results from ModelSim after the ALU and register file were implemented. In this test, memfile.dat was used. The purpose of the simulation was to test to see if the ALU and register were implemented correctly, and if the processor is functioning properly. The results from the screenshot demonstrate that the implementation is correct.

Stephen Macris Aaron Hong EE469 Lab 2 4/21/2023 **Task 2**




Figure 3: Task 2 simulation

The screenshot above shows the waveforms from the simulated processor after the additional instructions were added. In this simulation, memfile2 was used to test if the instructions were implemented correctly. The results from the screenshot show that the new instructions were implemented correctly, and the processor is operating as expected.

Appendix

```
/st arm is the spotlight of the show and contains the bulk of the datapath and control
      logic. This module is split into two parts, the datapath and control.
 2
 3
      // clk - system clock
      // rst - system reset
 6
      // Instr - incoming 32 bit instruction from imem, contains opcode, condition, addresses and
      or immediates
7
      // ReadData - data read out of the dmem
      // WriteData - data to be written to the dmem
// MemWrite - write enable to allowed WriteData to overwrite an existing dmem word
 8
9
      // PC - the current program count value, goes to imem to fetch instruciton
10
      // ALUResult - result of the ALU operation, sent as address to the dmem
11
12
13
      module arm (
14
           input
                    logic
                                     clk, rst,
           input logic [31:0] Instr,
input logic [31:0] ReadData,
output logic [31:0] WriteData,
output logic [31:0] PC, ALUResult,
15
16
17
18
19
           output logic
                                     MemWrite
20
      );
21
22
            // datapath buses and signals
           logic [31:0] PCPrime, PCPlus4, PCPlus8; // pc signals logic [3:0] RA1, RA2; // regfile input addresses logic [31:0] RD1, RD2; // raw regfile outputs
23
24
      logic [3:0] RAI, RA2;
logic [31:0] RD1, RD2;
logic [3:0] ALUFlags;
logic [31:0] ExtImm, SrcA, SrcB;
logic [31:0] Result;
regfile or pc
25
                                                              // alu combinational flag outputs
// immediate and alu inputs
// computed or fetched value to be written into
26
27
28
29
30
            // control signals
           logic PCSrc, MemtoReg, ALUSrc, RegWrite, FlagWrite;
logic [1:0] RegSrc, ImmSrc, ALUControl;
logic [3:0] FlagsReg, cond;
31
32
33
34
35
36
            /st The datapath consists of a PC as well as a series of muxes to make decisions about
      which data words to pass forward and operate on. It is
           ** noticeably missing the register file and alu, which you will fill in using the
37
      modules made in lab 1. To correctly match up signals to the

** ports of the register file and alu take some time to study and understand the logic
and flow of the datapath.
38
39
            //-----
40
41
                                                      DATAPATH
42
43
44
           assign PCPrime = PCSrc ? Result : PCPlus4; // mux, use either default or newly
45
      computed value
46
           assign PCPlus4 = PC + 'd4;
                                                                    // default value to access next instruction
           assign PCPlus8 = PCPlus4 + 'd4;
47
                                                                    // value read when reading from reg[15]
48
           // update the PC, at rst initialize to 0
always_ff @(posedge clk) begin
   if (rst) PC <= '0;</pre>
49
50
51
52
                else
                            PC <= PCPrime;</pre>
53
54
55
           end
           56
57
58
           assign RA2 = RegSrc[1] ? Instr[15:12] : Instr[ 3: 0];
59
60
           // Instantiates a register file to hold values.
reg_file u_reg_file (
61
                               (c1k),
63
                 .clk
64
                 .wr_en
                               (RegWrite),
65
                 .write_data(Result),
66
                .write_addr(Instr[15:12]),
67
                .read_addr1(RA1),
                .read_addr2(RA2),
.read_data1(RD1),
68
69
```

```
.read_data2(RD2)
 71
           );
           // two muxes, put together into an always_comb for clarity
// determines which set of instruction bits are used for the immediate
 73
 75
           always_comb begin
                         (ImmSrc == 'b00) ExtImm = {{24{Instr[7]}}, Instr[7:0]};
                                                                                               // 8 bit
 76
      immediate - reg operations
 77
               else if (ImmSrc == 'b01) ExtImm = {20'b0, Instr[11:0]};
                                                                                                 // 12 bit
      immediate - mem operations
 78
                                            ExtImm = \{\{6\{\text{Instr}[23]\}\}\}, Instr[23:0], 2'b00\}; // 24 bit
               else
       immediate - branch operation
 79
 80
 81
           // WriteData and SrcA are direct outputs of the register file, wheras SrcB is chosen
      between reg file output and the immediate
    assign WriteData = (RA2 == 'd15) ? PCPlus8 : RD2;
regfile register for PC
 82
                                                                              // substitute the 15th
                             = (RA1 == 'd15) ? PCPlus8 : RD1;
 83
           assign SrcA
                                                                              // substitute the 15th
       regfile register for PC
           assign SrcB = ALUSrc
                                          ? ExtImm : WriteData; // determine alu operand to
 84
      be either from reg file or from immediate
 85
 86
 87
           // Instantiates an alu module to do arithmetic operations.
 88
           alu u_alu (
 89
               . a
                             (SrcA),
 90
                .b
                             (SrcB),
 91
                .ALUControl (ALUControl),
 92
                .Result
                             (ALUResult),
                             (ALUFlags)
 93
                .ALUFlags
 94
           );
 95
           // determine the result to run back to PC or the register file based on whether we used
 96
      a memory instruction
      assign Result = MemtoReg ? ReadData : ALUResult;  // determine whether final
writeback result is from dmemory or alu
 97
 98
 99
           always_ff @(posedge clk) begin
100
                if (FlagWrite) FlagsReg = ALUFlags;
101
102
103
           /* The control conists of a large decoder, which evaluates the top bits of the
       instruction and produces the control bits
104
           ** which become the select bits and write enables of the system. The write enables
       (RegWrite, MemWrite and PCSrc) are
105
           ** especially important because they are representative of your processors current
      state.
106
107
108
                                                   CONTROL
109
110
           assign cond = Instr[31:28];
111
112
           always_comb begin
               casez (Instr[27:20])
113
114
                    // ADD (Imm or Reg) 8'b00?_0100_0 : begin // note that we use wildcard "?" in bit 25. That bit
115
116
      decides whether we use immediate or reg, but regardless we add
                                  = 0;
117
                         PCSrc
                        MemtoReg = 0;
118
119
                        MemWrite = 0;
120
                         ALUSrc = Instr[25]; // may use immediate
                         RegWrite = 1;
121
                                  = 'b00:
122
                         RegSrc
                                  = 'b00'
123
                         ImmSrc
                         ALUControl = b00;
124
                         FlagWrite = 0;
126
                    end
127
                    // SUB (Imm or Reg)
8'b00?_0010_0 : begin // note that we use wildcard "?" in bit 25. That bit
128
129
      decides whether we use immediate or reg, but regardless we sub
130
                         PCSrc
                                 = 0;
131
                        MemtoReg = 0;
```

Page 2 of 4 Revision: top

Date: April 22, 2023

```
132
                                 MemWrite = 0;
133
                                              = Instr[25]; // may use immediate
                                 ALUSrc
                                 RegWrite = 1;
RegSrc = 'b00;
ImmSrc = 'b00;
ALUControl = 'b01;
134
135
136
137
138
                                 FlagWrite = 0;
139
                           end
140
                           // AND
8'b000_0000_0 : begin
141
142
143
                                 PCSrc
144
                                 MemtoReg = 0;
                                 MemWrite = 0;
145
146
                                 ALUSrc
                                            = 0;
                                 RegWrite = 1;
RegSrc = 'b00;
ImmSrc = 'b00;
147
148
                                                                // doesn't matter
149
                                 ALUControl = b10;
150
151
                                FlagWrite = 0;
152
                           end
153
                           // ORR
8'b000_1100_0 : begin
154
155
                                             = 0;
156
                                 PCSrc
157
                                 MemtoReg = 0;
                                 MemWrite = 0;
158
                                            = 0;
159
                                 ALUSrc
                                 RegWrite = 1;
RegSrc = 'b00;
ImmSrc = 'b00;
ALUControl = 'b11;
160
161
                                                                // doesn't matter
162
163
164
                                 FlagWrite = 0;
165
                           end
166
                           // LDR
8'b010_1100_1 : begin
167
168
                                 PCSrc
169
170
                                 MemtoReg = 1;
                                 MemWrite = 0;
171
172
                                 ALUSrc
                                 RegWrite = 1;

RegSrc = 'b10; // msb doesn

ImmSrc = 'b01;

ALUControl = 'b00; // do an add
173
174
                                                               // msb doesn't matter
175
176
177
                                 FlagWrite = 0;
178
                           end
179
                           // STR
8'b010_1100_0 : begin
180
181
182
                                 PCSrc
                                 MemtoReg = 0; // doesn't matter
183
184
                                 MemWrite = 1;
185
                                 ALUSrc
                                 RegWrite = 0;
186
                                 RegSrc = 'b10; // msb doesn
ImmSrc = 'b01;
ALUControl = 'b00; // do an add
                                                               // msb doesn't matter
187
188
189
190
                                 FlagWrite = 0;
191
                           end
192
                           // B
8'b1010_???? : begin
193
194
                                if((cond == 1110) ||
195
                                    (cond == 1110) ||

(cond == 0000 && FlagsReg[2]) ||

(cond == 0001 && !FlagsReg[2]) ||

(cond == 1010 && !FlagsReg[3]) ||

(cond == 1100 && !FlagsReg[3] && !FlagsReg[2]) ||

(cond == 1101 && (FlagsReg[3] || FlagsReg[2])) ||

(cond == 1011 && FlagsReg[3])
196
197
198
199
200
201
202
                                    ) begin
203
                                      PCSrc
204
                                      MemtoReg = 0;
                                      MemWrite = 0;
205
206
                                      ALUSrc = 1;
207
                                      RegWrite = 0;
```

Project: lab2

```
208
209
210
211
                                   RegSrc = 'b01;
ImmSrc = 'b10;
ALUControl = 'b00; // do an add
                                    FlagWrite = 0;
                               end else begin
212
213
                                    PCSrc
214
                                    MemtoReg = 0;
                                    MemWrite = 0;
215
216
                                    ALUSTC = 0;
217
                                    RegWrite = 0;
                                   RegSrc = 'b00;

ImmSrc = 'b00;

ALUControl = 'b00;

FlagWrite = 0;
218
219
                                                                // doesn't matter
220
221
222
223
224
225
226
227
                               end
                               PCSrc
                                            = 1;
                                    MemtoReg = 0;
                                    MemWrite = 0;
                                    ALUSrc = 1;
                                    RegWrite = 0;
228
229
230
                                   RegSrc = 'b01;
ImmSrc = 'b10;
ALUControl = 'b00;
231
                                    FlagWrite = 0;
232
233
                          end
                          // CMP
8'b00?00101 : begin
234
235
236
237
                                 PCSrc
                                           = 0;
                                 MemtoReg = 0;
238
                                 MemWrite = 0;
239
                                 ALUSrc = Instr[25];
                                 RegWrite = 1;

RegSrc = 'b00;

ImmSrc = 'b00;

ALUControl = 'b01; // subtract

FlagWrite = 1;
240
241
242
243
244
245
                          end
246
                     default: begin
247
248
                                 PCSrc = 0;
MemtoReg = 0; // doesn't matter
249
                                 Memwrite = 0;
ALUSrc = 0;
250
251
252
                                 RegWrite = 0;
                                            = b00;
253
                                 RegSrc
                                             = 'b00;
254
                                 ImmSrc
255
                                 ALUControl = b00; // do an add
256
257
                                 FlagWrite = 0;
                     end
258
259
                    endcase
              end
260
261
262
        endmodule
```

```
//Aaron Hong (ahong02)
      //Stephen Macris (smacris)
      //3/29/23
//EE469 Lab1
 3
 4
 5
 6
      //This module creates an asynchronous, two read port, one write port, 16x32 register file.
 8
      //Inputs: Two 1-bits clk (clock signal), wr_en (write enable), three 4-bits write_addr,
      read_addr1,
 9
      //read_addr2 (write and read addresses), one 32-bit write_data (data to be written at given
      write address).
10
      //Outputs: Two 32-bits read_data1, read_data2 (data read from given read addresses).
11
      module reg_file (clk, wr_en, write_data, write_addr, read_addr1, read_addr2, read_data1,
      read_data2);
          input logic clk, wr_en;
input logic [3:0] write_addr, read_addr1, read_addr2;
input logic [31:0] write_data;
output logic [31:0] read_data1, read_data2;
13
14
15
16
17
18
          logic [15:0][31:0] memory;
19
20
21
          always_ff @(posedge clk) begin
  if(wr_en) begin
22
23
24
25
26
27
                 memory[write_addr] <= write_data;</pre>
          end
          always_comb begin
              read_data1 <= memory[read_addr1];
read_data2 <= memory[read_addr2];</pre>
28
29
30
      endmodule
31
32
```

33

```
//Aaron Hong (ahong02)
      //Stephen Macris (smacris)
      //3/29/23
 3
 4
      //EE469 Lab1
 5
 6
      //This module creates a basic arithmetic logic unit capable of addition, subtraction,
      //ANDing, and ORing.
 8
9
      //Inputs: Two 32-bits a, b (inputs to be processed), one 2-bit ALUControl (controls which
      operation).
10
      //Outputs: One 32-bit Result (result of chosen operation), one 4-bit ALUFlags (flags thrown
      depending on the result).
      module alu (a, b, ALUControl, Result, ALUFlags);
12
         input logic [31:0] a, b;
input logic [1:0] ALUControl;
output logic [31:0] Result;
output logic [3:0] ALUFlags;
logic cout, x, diff_sign;
logic [31:0] sum, b_mod;
13
14
15
16
17
18
19
20
          assign x = \sim ALUControl[0] \& \sim ALUControl[1] \& (a[31] == b[31]);
21
22
          assign diff_sign = a[31] \land sum[31];
23
          //Instantiates a 32-bit full adder to do addition and subtraction operations.
24
25
          fulladder32 FA(.A(a), .B(b_mod), .cin(ALUControl[0]), .sum(sum), .cout(cout));
26
27
28
          //Determines what operation to perform depending on ALUControl.
          always_comb begin
             case (ALUControl[0])
   1'b0: b_mod = b;
29
30
                 1'b1: b_mod = \simb;
31
             endcase;
32
33
              case (ALUControl)
34
                    b00: Result = sum;
35
                  2'b01: Result = sum;
                 2'b10: Result = a & b;
36
                 2'b11: Result = a | b;
37
38
              endcase
39
40
             ALUFlags[3] = Result[31];
ALUFlags[2] = (Result == 32'b0);
ALUFlags[1] = ~ALUControl[1] & cout;
41
42
43
             ALUFlags [0] = x \& diff_sign \& \sim ALUControl [1];
44
          end
45
```

46

endmodule

```
//Aaron Hong (ahong02)
               //Stephen Macris (smacris)
   3
               //EE469 Lab1
   4
  5
6
7
               //This module adds two 32-bit numbers and a given carry-in value.
               //Inputs: Two 32-bits A, B (inputs to be added), one 1-bit cin (carry-in value).
  8
               //Outputs: One 32-bit sum (sum), one 1-bit cout (carry-out value).
  9
              module fulladder32 (A, B, cin, sum, cout);
10
                        input logic [31:0] A;
input logic [31:0] B;
11
12
                        input loğic cin;
13
14
15
                        output logic [31:0] sum;
16
                        output logic cout;
17
               logic c0, c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18
, c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30;
18
                      //chains together 32 instantiations of a 1-bit adder fulladder FA0(.A(A[0]), B(B[0]), cin(cin), .sum(sum[1]), .cout(c0)); fulladder FA1(.A(A[1]), B(B[1]), .cin(c0), .sum(sum[1]), .cout(c1)); fulladder FA2(.A(A[2]), B(B[2]), .cin(c1), .sum(sum[2]), .cout(c2)); fulladder FA3(.A(A[2]), B(B[3]), .cin(c2), .sum(sum[3]), .cout(c3)); fulladder FA4(.A(A[4]), B(B[4]), .cin(c3), .sum(sum[4]), .cout(c4)); fulladder FA5(.A(A[5]), B(B[5]), .cin(c4), .sum(sum[5]), .cout(c5)); fulladder FA6(.A(A[6]), B(B[6]), .cin(c5), .sum(sum[6]), .cout(c6)); fulladder FA7(.A(A[7]), B(B[7]), .cin(c6), .sum(sum[7]), .cout(c7)); fulladder FA8(.A(A[8]), B(B[8]), .cin(c7), .sum(sum[9]), .cout(c8)); fulladder FA9(.A(A[9]), B(B[9]), .cin(c6), .sum(sum[9]), .cout(c8)); fulladder FA9(.A(A[1]), B(B[10]), .cin(c9), .sum(sum[10]), .cout(c10)); fulladder FA1(.A(A[1]), B(B[11]), .cin(c10), .sum(sum[10]), .cout(c10)); fulladder FA1(.A(A[1]), B(B[11]), .cin(c10), .sum(sum[11]), .cout(c11)); fulladder FA1(.A(A[1]), B(B[13]), .cin(c11), .sum(sum[12]), .cout(c12)); fulladder FA1(.A(A[1]), B(B[13]), .cin(c11), .sum(sum[11]), .cout(c12)); fulladder FA1(.A(A[1]), B(B[14]), .cin(c13), .sum(sum[15]), .cout(c13)); fulladder FA1(.A(A[1]), B(B[14]), .cin(c13), .sum(sum[15]), .cout(c15)); fulladder FA1(.A(A[1]), B(B[14]), .cin(c15), .sum(sum[15]), .cout(c15)); fulladder FA1(.A(A[1]), B(B[14]), .cin(c10), .sum(sum[15]), .cout(c15)); fulladder FA1(.A(A[1]), B(B[14]), .cin(c10), .sum(sum[15]), .cout(c17)); fulladder FA1(.A(A[1]), B(B[14]), .cin(c10), .sum(sum[11]), .cout(c21)); fulladder FA1(.A(A[1]), B(B[14]), .cin(c10), .sum(sum[12]), .cout(c20)); fulladder FA2(.A(A[2]), B(B[24]), .cin(c20), .sum(sum[21]), .cout(c21)); fulladder FA2(.A(A[2]), B(B[24]), .cin(c20), .sum(sum[21]), .co
19
                         //Chains together 32 instantiations of a 1-bit adder.
20
21
22
23
24
25
26
27
28
29
30
31
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
                        fulladder FA31(.A(A[<mark>31</mark>]), .B(B[<mark>31</mark>]), .cin(c30), .sum(sum[<mark>31</mark>]), .cout(cout));
53
54
55
               endmodule
56
               //Tests fulladder32.
57
              module fulladder32_testbench();
58
59
                         logic [31:0] A, B, sum;
60
                        logic cin, cout;
61
62
                        fulladder32 dut (A, B, cin, sum, cout);
63
64
65
                        integer i;
                        initial begin
66
67
                                   A = 32'd15; B = 32'd16; cin = 1'b0; #10;
A = 32'd15; B = 32'd16; cin = 1'b1; #10;
A = 32'd15; B = 32'd163; cin = 1'b0; #10;
69
                                    A = 32'd15; B = 32'd216; cin = 1'b0; #10;
73
                                    A = 32'd15; B = 32'd146; cin = 1'b0; #10;
75
                        end //initial
```

Project: DE1_SoC

```
//Aaron Hong (ahong02)
       //Stephen Macris (smacris)
//EE469 Lab1
 2
 4
 5
6
7
       //Adds two 1-bit values and a carry-in value.
       //Inputs: Three 1-bits A, B (inputs to be added), cin (carry-in value).
//Outputs: Two 1-bits sum (sum), cout (carry-out value).
 .
8
9
      module fulladder (A, B, cin, sum, cout);
10
11
           input logic A, B, cin;
12
13
14
           output logic sum, cout;
           assign sum = A \wedge B \wedge cin;
15
           assign cout = A\&B \mid cin \& (A\land B);
16
17
       endmodule
18
19
20
21
22
23
24
25
26
27
28
29
31
32
33
34
35
       //Tests module fulladder by simulating all 2^3 input bit combinations
       module fulladder_testbench();
           logic A, B, cin, sum, cout;
           fulladder dut (A, B, cin, sum, cout);
           integer i;
           initial bégin
               for(i=0; i<2**3; i++) begin
{A, B, cin} = i; #10;
end //for loop</pre>
           end //initial
36
37
       endmodule
```