```
//Aaron Hong (ahong02)
        //Stephen Macris (smacris)
        //5/3/23
 3
 4
        //EE469 Lab3
 5
 6
7
        //This module creates an asynchronous conditional unit that manages the flags register
        //and determines conditional execution.
 8
       module cond_unit (cond, flags, ALUFlags, flag_write, flags_out, cond_ex);
10
                        logic [3:0] cond, flags, ALUFlags;
logic [1:0] flag_write;
11
12
             input
13
             output logic cond_ex;
14
             output logic [3:0] flags_out;
15
16
17
             always_comb begin
                 case (cond)
   4'b0000: cond_ex = flags[2];
18
                       4'b0001: cond_ex = !flags[2];
19
20
21
22
23
24
25
26
27
28
29
                       4'b0010: cond_ex = flags[1];
                       4'b0011: cond_ex = !flags[1];
                      4'b0011: CONQ_ex = :!!ays_L_J,

4'b0100: cond_ex = flags[3];

4'b0101: cond_ex = !flags[3];

4'b0110: cond_ex = flags[0];

4'b0111: cond_ex = !flags[0];

4'b1000: cond_ex = !flags[2] && flags[1];

4'b1010: cond_ex = flags[2] || !flags[1];
                      4'b1010: cond_ex = !(flags[3] ^ flags[0]);

4'b1011: cond_ex = flags[3] ^ flags[0];

4'b1100: cond_ex = !flags[2] && !(flags[3] ^ flags[0]);

4'b1101: cond_ex = flags[2] || (flags[3] ^ flags[0]);
31
32
33
                       4'b1110: cond_ex = 1;
                       default: cond_ex = 0;
34
35
                 endcase
                 case (flag_write)
36
37
                          b11: flags_out = ALUFlags;
                      2'b10: flags_out = {ALUFlags[3:2], 2'b00};
2'b01: flags_out = {2'b00, ALUFlags[1:0]};
2'b00: flags_out = 4'b0000;
38
39
40
41
                       default: flags_out = 4'b0000;
42
                  endcase
43
             end
44
45
        endmodule
```

46 47