

Procedure

Task 2




Figure 1: 16x32 register file

In this task, we designed, implemented, and tested a 16x32 register file with two read ports and one write port and asynchronous (pictured above) in System Verilog. For reference, we were given Verilog code for a 16x32 one read, one write, synchronous register file. This largely influenced our implementation and design of our specific register file. The testbench also had specifications such as to verify that write data is written into the register file the clock cycle after `wr_en` is asserted. Taking all this into account, we constructed our own 16x32 register file and tested it to ensure it made the specifications.

Task 3

This task asked us to design and implement a 32-bit ALU (Arithmetic Logic Unit). The ALU talked about in lecture could add, subtract, do AND, and OR. There were also 4 bits of ALUFlags we had to implement 3 meaning result is negative, 2 result is 0, 1 the adder produces a carry out, and 0 the adder results in overflow. Using these specifications, the ALU was implemented into Verilog. To test it, we used 16 test vectors to ensure the implementation was correct. The test vectors are shown below in Table 1.

Stephen Macris
 Aaron Hong
 EE469 Lab 1
 4/7/2023

Test	ALUControl[1:0]	A	B	Result	ALUFlags
ADD 0+0	0	00000000	00000000	00000000	4
ADD 0+(-1)	0	FFFFFFFF	FFFFFFFF	FFFFFFFF	8
ADD 1+(-1)	0	FFFFFFFF	FFFFFFFF	00000000	6
ADD FF+1	0	000000FF	00000001	00000100	0
SUB 0-0	1	00000000	00000000	00000000	6
SUB 0-(-1)	1	00000000	FFFFFFFF	00000001	0
SUB 1-1	1	00000001	00000001	00000000	6
SUB 100-1	1	00000100	00000001	000000FF	2
AND FFFFFFFF, FFFFFFFF	2	FFFFFFFF	FFFFFFFF	FFFFFFFF	8
AND FFFFFFFF, 12345678	2	FFFFFFFF	12345678	12345678	0
AND 12345678, 87654321	2	12345678	87654321	02244220	0
AND 00000000, FFFFFFFF	2	00000000	FFFFFFFF	00000000	4
OR FFFFFFFF, FFFFFFFF	3	FFFFFFFF	FFFFFFFF	FFFFFFFF	8
OR 12345678, 87654321	3	12345678	87654321	97755779	8
OR 00000000, FFFFFFFF	3	00000000	FFFFFFFF	FFFFFFFF	8
OR 00000000, 00000000	3	00000000	00000000	00000000	4

Table 1: test vectors

Results

Task 2




Figure 3: Task 2 simulation

The above screenshot shows the testbench for the implementation of the 16x32 register file. The three tests that were asked to verify the implementation was correct was write data is written into the register file the clock cycle after wr_en is asserted, read data is updated to the register data at an address the same cycle the address was provided, and read data is updated to write data at an address the cycle after the address was provided if the write address is the same and wr_en was asserted. Based off the results of the screenshot, the tests did pass and the implementation was indeed correct.

Task 2




Figure 4: Task 3 simulation

The above screenshot shows the ModelSim simulation of the ALU implementation. Here we are looking to see if addition, subtraction, AND, and OR are working successfully based off the test vectors. It is also important to check if the ALUFlags are being flagged appropriately. Based off the results from the screenshot, we can confirm that the ALU is functioning properly, and the implementation was correct.

Appendix

```
1  //Aaron Hong (ahong02)
2  //Stephen Macris (smacris)
3  //3/29/23
4  //EE469 Lab1
5
6  //This module creates an asynchronous, two read port, one write port, 16x32 register file.
7
8  //Inputs: Two 1-bits clk (clock signal), wr_en (write enable), three 4-bits write_addr,
9  read_addr1,
10 //read_addr2 (write and read addresses), one 32-bit write_data (data to be written at given
11 write address).
12 //Outputs: Two 32-bits read_data1, read_data2 (data read from given read addresses).
13 module reg_file (clk, wr_en, write_data, write_addr, read_addr1, read_addr2, read_data1,
14 read_data2);
15
16     input logic clk, wr_en;
17     input logic [3:0] write_addr, read_addr1, read_addr2;
18     input logic [31:0] write_data;
19     output logic [31:0] read_data1, read_data2;
20
21     logic [15:0][31:0] memory;
22
23     always_ff @(posedge clk) begin
24         if(wr_en) begin
25             memory[write_addr] <= write_data;
26         end
27     end
28
29     always_comb begin
30         read_data1 <= memory[read_addr1];
31         read_data2 <= memory[read_addr2];
32     end
33 endmodule
```

```
1 //Aaron Hong (ahong02)
2 //Stephen Macris (smacris)
3 //3/29/23
4 //EE469 Lab1
5
6 //This testbench tests reg_file to ensure that it functions properly: mostly testing
  asynchronous read.
7
8 module reg_file_testbench ();
9
10     logic clk, wr_en;
11     logic [31:0] write_data, read_data1, read_data2;
12     logic [3:0] write_addr, read_addr1, read_addr2;
13
14     reg_file dut (.clk(clk), .wr_en(wr_en), .write_data(write_data), .write_addr(
  write_addr), .read_addr1(read_addr1), .read_addr2(read_addr2), .read_data1(read_data1), .
  read_data2(read_data2));
15
16     //clock setup
17     parameter clock_period = 100;
18     initial begin
19         clk <= 0;
20         forever #(clock_period /2) clk <= ~clk;
21     end //initial
22
23     initial begin
24
25         wr_en <= 1'b0; write_addr <= 4'b0010; write_data <= 32'd8; read_addr1 <= 4'b0000;
26         read_addr2 <= 4'b0001; @(posedge clk);
27         wr_en <= 1'b1;
28
29         @(posedge clk);
30         wr_en <= 1'b0; write_addr <= 4'b0100; write_data <= 32'd16; read_addr1 <= 4'b0000;
31         read_addr2 <= 4'b0001; @(posedge clk);
32         wr_en <= 1'b1;
33
34         @(posedge clk);
35
36         @(posedge clk);
37         wr_en <= 1'b0; read_addr1 <= 4'b0010;
38
39         @(posedge clk);
40         wr_en <= 1'b0; read_addr2 <= 4'b0100;
41
42         @(posedge clk);
43         wr_en <= 1'b1; write_addr <= 4'b0011; write_data <= 32'd32; read_addr2 <= 4'b0011;
44         @(posedge clk);
45
46         @(posedge clk);
47         wr_en <= 1'b0;
48
49         @(posedge clk);
50         wr_en <= 1'b1; write_addr <= 4'b0111; write_data <= 32'd64; read_addr1 <= 4'b0111;
51         @(posedge clk);
52
53         @(posedge clk);
54
55         @(posedge clk);
56
57         $stop; //end simulation
58     end //initial
59 endmodule
```

```
1 //Aaron Hong (ahong02)
2 //Stephen Macris (smacris)
3 //3/29/23
4 //EE469 Lab1
5
6 //This module creates a basic arithmetic logic unit capable of addition, subtraction,
7 //ANDing, and ORing.
8
9 //Inputs: Two 32-bits a, b (inputs to be processed), one 2-bit ALUControl (controls which
10 //Outputs: One 32-bit Result (result of chosen operation), one 4-bit ALUFlags (flags thrown
11 //depending on the result).
12 module alu (a, b, ALUControl, Result, ALUFlags);
13     input logic [31:0] a, b;
14     input logic [1:0] ALUControl;
15     output logic [31:0] Result;
16     output logic [3:0] ALUFlags;
17     logic cout, x, diff_sign;
18     logic [31:0] sum, b_mod;
19
20     assign x = ~ALUControl[0] & ~ALUControl[1] & (a[31] == b[31]);
21     assign diff_sign = a[31] ^ sum[31];
22
23     //Instantiates a 32-bit full adder to do addition and subtraction operations.
24     fulladder32 FA(.A(a), .B(b_mod), .cin(ALUControl[0]), .sum(sum), .cout(cout));
25
26     //Determines what operation to perform depending on ALUControl.
27     always_comb begin
28         case (ALUControl[0])
29             1'b0: b_mod = b;
30             1'b1: b_mod = ~b;
31         endcase;
32
33         case (ALUControl)
34             2'b00: Result = sum;
35             2'b01: Result = sum;
36             2'b10: Result = a & b;
37             2'b11: Result = a | b;
38         endcase
39
40         ALUFlags[3] = Result[31];
41         ALUFlags[2] = (Result == 32'b0);
42         ALUFlags[1] = ~ALUControl[1] & cout;
43         ALUFlags[0] = x & diff_sign & ~ALUControl[1];
44     end
45 endmodule
```

```
1 //Aaron Hong (ahong02)
2 //Stephen Macris (smacris)
3 //3/29/23
4 //EE469 Lab1
5
6 //This module tests the ALU module against a given set of test vectors.
7
8 module alu_testbench();
9     logic [103:0] testvectors [1000:0];
10    logic [31:0] a, b, Result;
11    logic [3:0] ALUFlags;
12    logic [1:0] ALUControl;
13    logic clk;
14
15    alu dut (.a(a), .b(b), .ALUControl(ALUControl), .Result(Result), .ALUFlags(ALUFlags));
16
17    parameter CLOCK_PERIOD = 100;
18
19    //clock setup
20    initial clk = 1;
21    always begin
22        #(CLOCK_PERIOD/2);
23        clk = ~clk;
24    end
25
26    initial begin
27        $readmemh("alu.tv", testvectors);
28
29        for(int i = 0; i < 20; i = i + 1) begin
30            {ALUControl, a, b, Result, ALUFlags} = testvectors[i]; @(posedge clk);
31        end //end simulation
32
33    end //initial
34
35 endmodule
36
```

```
1 0_00000000_00000000_00000000_4
2 0_00000000_FFFFFFFF_FFFFFFFF_8
3 0_00000001_FFFFFFFF_00000000_6
4 0_000000FF_00000001_00000100_0
5 1_00000000_00000000_00000000_6
6 1_00000000_FFFFFFFF_00000001_2
7 1_00000001_00000001_00000000_4
8 1_00000100_00000001_00000011_0
9 2_FFFFFFFF_FFFFFFFF_FFFFFFFF_8
10 2_FFFFFFFF_12345678_12345678_0
11 2_12345678_87654321_02244220_0
12 2_00000000_FFFFFFFF_00000000_4
13 3_FFFFFFFF_FFFFFFFF_FFFFFFFF_8
14 3_12345678_87654321_97755779_8
15 3_00000000_FFFFFFFF_FFFFFFFF_8
16 3_00000000_00000000_00000000_4
```



```

1 //Aaron Hong (ahong02)
2 //Stephen Macris (smacris)
3 //EE469 Lab1
4
5 //This module adds two 32-bit numbers and a given carry-in value.
6
7 //Inputs: Two 32-bits A, B (inputs to be added), one 1-bit cin (carry-in value).
8 //Outputs: One 32-bit sum (sum), one 1-bit cout (carry-out value).
9 module fulladder32 (A, B, cin, sum, cout);
10
11     input logic [31:0] A;
12     input logic [31:0] B;
13     input logic cin;
14
15     output logic [31:0] sum;
16     output logic cout;
17
18     logic c0, c1, c2, c3, c4, c5, c6, c7, c8, c9, c10, c11, c12, c13, c14, c15, c16, c17, c18
19     , c19, c20, c21, c22, c23, c24, c25, c26, c27, c28, c29, c30;
20
21     //Chains together 32 instantiations of a 1-bit adder.
22     fulladder FA0(.A(A[0]), .B(B[0]), .cin(cin), .sum(sum[0]), .cout(c0));
23     fulladder FA1(.A(A[1]), .B(B[1]), .cin(c0), .sum(sum[1]), .cout(c1));
24     fulladder FA2(.A(A[2]), .B(B[2]), .cin(c1), .sum(sum[2]), .cout(c2));
25     fulladder FA3(.A(A[3]), .B(B[3]), .cin(c2), .sum(sum[3]), .cout(c3));
26     fulladder FA4(.A(A[4]), .B(B[4]), .cin(c3), .sum(sum[4]), .cout(c4));
27     fulladder FA5(.A(A[5]), .B(B[5]), .cin(c4), .sum(sum[5]), .cout(c5));
28     fulladder FA6(.A(A[6]), .B(B[6]), .cin(c5), .sum(sum[6]), .cout(c6));
29     fulladder FA7(.A(A[7]), .B(B[7]), .cin(c6), .sum(sum[7]), .cout(c7));
30     fulladder FA8(.A(A[8]), .B(B[8]), .cin(c7), .sum(sum[8]), .cout(c8));
31     fulladder FA9(.A(A[9]), .B(B[9]), .cin(c8), .sum(sum[9]), .cout(c9));
32     fulladder FA10(.A(A[10]), .B(B[10]), .cin(c9), .sum(sum[10]), .cout(c10));
33     fulladder FA11(.A(A[11]), .B(B[11]), .cin(c10), .sum(sum[11]), .cout(c11));
34     fulladder FA12(.A(A[12]), .B(B[12]), .cin(c11), .sum(sum[12]), .cout(c12));
35     fulladder FA13(.A(A[13]), .B(B[13]), .cin(c12), .sum(sum[13]), .cout(c13));
36     fulladder FA14(.A(A[14]), .B(B[14]), .cin(c13), .sum(sum[14]), .cout(c14));
37     fulladder FA15(.A(A[15]), .B(B[15]), .cin(c14), .sum(sum[15]), .cout(c15));
38     fulladder FA16(.A(A[16]), .B(B[16]), .cin(c15), .sum(sum[16]), .cout(c16));
39     fulladder FA17(.A(A[17]), .B(B[17]), .cin(c16), .sum(sum[17]), .cout(c17));
40     fulladder FA18(.A(A[18]), .B(B[18]), .cin(c17), .sum(sum[18]), .cout(c18));
41     fulladder FA19(.A(A[19]), .B(B[19]), .cin(c18), .sum(sum[19]), .cout(c19));
42     fulladder FA20(.A(A[20]), .B(B[20]), .cin(c19), .sum(sum[20]), .cout(c20));
43     fulladder FA21(.A(A[21]), .B(B[21]), .cin(c20), .sum(sum[21]), .cout(c21));
44     fulladder FA22(.A(A[22]), .B(B[22]), .cin(c21), .sum(sum[22]), .cout(c22));
45     fulladder FA23(.A(A[23]), .B(B[23]), .cin(c22), .sum(sum[23]), .cout(c23));
46     fulladder FA24(.A(A[24]), .B(B[24]), .cin(c23), .sum(sum[24]), .cout(c24));
47     fulladder FA25(.A(A[25]), .B(B[25]), .cin(c24), .sum(sum[25]), .cout(c25));
48     fulladder FA26(.A(A[26]), .B(B[26]), .cin(c25), .sum(sum[26]), .cout(c26));
49     fulladder FA27(.A(A[27]), .B(B[27]), .cin(c26), .sum(sum[27]), .cout(c27));
50     fulladder FA28(.A(A[28]), .B(B[28]), .cin(c27), .sum(sum[28]), .cout(c28));
51     fulladder FA29(.A(A[29]), .B(B[29]), .cin(c28), .sum(sum[29]), .cout(c29));
52     fulladder FA30(.A(A[30]), .B(B[30]), .cin(c29), .sum(sum[30]), .cout(c30));
53     fulladder FA31(.A(A[31]), .B(B[31]), .cin(c30), .sum(sum[31]), .cout(cout));
54
55 endmodule
56
57 //Tests fulladder32.
58 module fulladder32_testbench ();
59
60     logic [31:0] A, B, sum;
61     logic cin, cout;
62
63     fulladder32 dut (A, B, cin, sum, cout);
64
65     integer i;
66     initial begin
67
68
69         A = 32'd15; B = 32'd16; cin = 1'b0; #10;
70         A = 32'd15; B = 32'd16; cin = 1'b1; #10;
71         A = 32'd15; B = 32'd163; cin = 1'b0; #10;
72         A = 32'd15; B = 32'd216; cin = 1'b0; #10;
73         A = 32'd15; B = 32'd146; cin = 1'b0; #10;
74
75     end //initial

```

76

77 endmodule

```
1 //Aaron Hong (ahong02)
2 //Stephen Macris (smacris)
3 //EE469 Lab1
4
5 //Adds two 1-bit values and a carry-in value.
6
7 //Inputs: Three 1-bits A, B (inputs to be added), cin (carry-in value).
8 //Outputs: Two 1-bits sum (sum), cout (carry-out value).
9 module fulladder (A, B, cin, sum, cout);
10
11     input logic A, B, cin;
12     output logic sum, cout;
13
14     assign sum = A ^ B ^ cin;
15     assign cout = A&B | cin & (A^B);
16
17 endmodule
18
19 //Tests module fulladder by simulating all 2^3 input bit combinations
20 module fulladder_testbench();
21
22     logic A, B, cin, sum, cout;
23
24     fulladder dut (A, B, cin, sum, cout);
25
26
27     integer i;
28     initial begin
29
30         for(i=0; i<2**3; i++) begin
31             {A, B, cin} = i; #10;
32             end //for loop
33
34         end //initial
35
36 endmodule
37
```