











CD4051B, CD4052B, CD4053B

SCHS047I - AUGUST 1998 - REVISED SEPTEMBER 2017

CD405xB CMOS Single 8-Channel Analog Multiplexer/Demultiplexer with Logic-Level Conversion

Features

- Wide Range of Digital and Analog Signal Levels
 - Digital: 3 V to 20 V
 - Analog: ≤ 20 V_{P-P}
- Low ON Resistance, 125 Ω (Typical) Over 15 V_{P-P} Signal Input Range for $V_{DD} - V_{EE} = 18 \text{ V}$
- High OFF Resistance, Channel Leakage of ± 100 pA (Typical) at $V_{DD} - V_{EE} = 18$ V
- Logic-Level Conversion for Digital Addressing Signals of 3 V to 20 V $(V_{DD} - V_{SS} = 3 \text{ V to } 20 \text{ V})$ to Switch Analog Signals to 20 V_{P-P} ($V_{DD} - V_{EE} =$ 20 V) Matched Switch Characteristics, $r_{ON} = 5 \Omega$ (Typical) for $V_{DD} - V_{EE} = 15 \text{ V Very Low Quiescent}$ Power Dissipation Under All Digital-Control Input and Supply Conditions, 0.2 µW (Typical) at $V_{DD} - V_{SS} = V_{DD} - V_{EE} = 10 \text{ V}$
- Binary Address Decoding on Chip
- 5 V, 10 V, and 15 V Parametric Ratings
- 100% Tested for Quiescent Current at 20 V
- Maximum Input Current of 1 µA at 18 V Over Full Package Temperature Range, 100 nA at 18 V and 25°C
- Break-Before-Make Switching Eliminates Channel Overlap

Applications

- Analog and Digital Multiplexing and Demultiplexing
- A/D and D/A Conversion
- Signal Gating
- **Factory Automation**
- **Televisions**
- **Appliances**
- Consumer Audio
- Programmable Logic Circuits
- Sensors

3 Description


The CD405xB analog multiplexers and demultiplexers are digitally-controlled analog switches having low ON impedance and very low OFF leakage current. These multiplexer circuits dissipate extremely low quiescent power over the full V_{DD} - V_{SS} and \dot{V}_{DD} -V_{EE} supply-voltage ranges, independent of the logic state of the control signals.


Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
	CDIP (16)	19.50 mm × 6.92 mm		
	PDIP (16)	19.30 mm × 6.35 mm		
CD405xB	SOIC (16)	9.90 mm × 3.91 mm		
	SOP (16)	10.30 mm × 5.30 mm		
	TSSOP (16)	5.00 mm × 4.40 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Functional Diagrams of CD405xB










Table of Contents

1	Features 1		8.4 Device Functional Modes	18
2	Applications 1	9	Application and Implementation	19
3	Description 1		9.1 Application Information	19
4	Revision History2		9.2 Typical Application	19
5	Pin Configuration and Functions3	10	Power Supply Recommendations	20
6	Specifications5	11	Layout	21
•	6.1 Absolute Maximum Ratings 5		11.1 Layout Guidelines	21
	6.2 ESD Ratings5		11.2 Layout Example	<mark>21</mark>
	6.3 Recommended Operating Conditions	12	Device and Documentation Support	22
	6.4 Thermal Information5		12.1 Documentation Support	22
	6.5 Electrical Characteristics		12.2 Related Links	<mark>22</mark>
	6.6 AC Performance Characteristics 8		12.3 Receiving Notification of Documentation Upda	ites 22
	6.7 Typical Characteristics9		12.4 Community Resources	<mark>22</mark>
7	Parameter Measurement Information		12.5 Trademarks	<mark>22</mark>
8	Detailed Description 15		12.6 Electrostatic Discharge Caution	<mark>22</mark>
•	8.1 Overview		12.7 Glossary	<mark>22</mark>
	8.2 Functional Block Diagrams		Mechanical, Packaging, and Orderable	00
	8.3 Feature Description		Information	22

4 Revision History


C	changes from Revision H (April 2015) to Revision I	Page
•	Added: ON Channel Leakage Current to the Electrical Characteristics table	
•	Added Note 3 to the Electrical Characteristics table	(
•	Added Figure 13	1


Changes from Revision G (October 2003) to Revision H

Page



5 Pin Configuration and Functions





Pin Functions CD4051B

	PIN		DECODIOTION			
NO.	NAME	1/0	DESCRIPTION			
1	CH 4 IN/OUT	I/O	Channel 4 in/out			
2	CH 6 IN/OUT	I/O	Channel 6 in/out			
3	COM OUT/IN	I/O	Common out/in			
4	CH 7 IN/OUT	I/O	Channel 7 in/out			
5	CH 5 IN/OUT	I/O	Channel 5 in/out			
6	INH	1	Disables all channels. See Table 1.			
7	V _{EE}	_	Negative power input			
8	V _{SS}	_	Ground			
9	С	1	Channel select C. See Table 1.			
10	В	1	Channel select B. See Table 1.			
11	A	1	Channel select A. See Table 1.			
12	CH 3 IN/OUT	I/O	Channel 3 in/out			
13	CH 0 IN/OUT	I/O	Channel 0 in/out			
14	CH 1 IN/OUT	I/O	Channel 1 in/out			
15	CH 2 IN/OUT	I/O	Channel 2 in/out			
16	V _{DD}		Positive power input			

Copyright © 1998–2017, Texas Instruments Incorporated



Pin Functions CD4052B

	PIN	1/0	DECORIDATION					
NO.	NO. NAME		DESCRIPTION					
1	Y CH 0 IN/OUT	I/O	Channel Y0 in/out					
2	Y CH 2 IN/OUT	I/O	Channel Y2 in/out					
3	Y COM OUT/IN	I/O	Y common out/in					
4	Y CH 3 IN/OUT	I/O	Channel Y3 in/out					
5	Y CH 1 IN/OUT	I/O	Channel Y1 in/out					
6	INH	I	Disables all channels. See Table 1.					
7	V _{EE}	_	Negative power input					
8	V_{SS}	_	Ground					
9	В	1	Channel select B. See Table 1.					
10	Α	1	Channel select A. See Table 1.					
11	X CH 3 IN/OUT	I/O	Channel X3 in/out					
12	X CH 0 IN/OUT	I/O	Channel X0 in/out					
13	X COM IN/OUT	I/O	X common out/in					
14	X CH 1 IN/OUT	I/O	Channel in/out					
15	X CH 2 IN/OUT	I/O	Channel in/out					
16	V_{DD}	_	Positive power input					

Pin Functions CD4053B

	PIN		
NO.	NAME	I/O	DESCRIPTION
1	BY IN/OUT	I/O	B channel Y in/out
2	BX IN/OUT	I/O	B channel X in/out
3	CY IN/OUT	I/O	C channel Y in/out
4	CX OR CY OUT/IN	I/O	C common out/in
5	CX IN/OUT	I/O	C channel X in/out
6	INH	I	Disables all channels. See Table 1.
7	V _{EE}	_	Negative power input
8	V_{SS}	_	Ground
9	С	1	Channel select C. See Table 1.
10	В	1	Channel select B. See Table 1.
11	Α	1	Channel select A. See Table 1.
12	AX IN/OUT	I/O	A channel X in/out
13	AY IN/OUT	I/O	A channel Y in/out
14	AX OR AY OUT/IN	I/O	A common out/in
15	BX OR BY OUT/IN	I/O	B common out/in
16	V_{DD}	_	Positive power input

Submit Documentation Feedback

Copyright © 1998–2017, Texas Instruments Incorporated



6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾.

			MIN	MAX	UNIT
	Supply Voltage	V+ to V-, Voltages Referenced to V _{SS} Terminal	-0.5	20	V
	DC Input Voltage		-0.5	$V_{DD} + 0.5$	V
	DC Input Current	Any One Input	-10	10	mA
T _{JMAX1}	Maximum junction tempera	ture, ceramic package		175	°C
T _{JMAX2}	JMAX2 Maximum junction temperature, plastic package			150	°C
T _{stg}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

	<u> </u>		VALUE	UNIT
CD4051	B in PDIP, CDIP, SOIC, SOP,	TSSOP Packages	171202	0
·		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	+3000	
V _(ESD) Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	+2000	V	
CD4053	BB in PDIP, CDIP, SOP and TS	SSOP Packages		
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	+2500	
V _(ESD) Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)		V	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted).

	MIN	MAX	UNIT
Temperature Range	- 55	125	°C

6.4 Thermal Information

	CD405xB					
THERMAL METRIC ⁽¹⁾		M (SOIC)	NS (SOP)	PW (TSSOP)	UNIT	
	16 PINS	16 PINS	16 PINS	16 PINS		
R _{0JA} Junction-to-ambient thermal resistance	67	73	64	108	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: CD4051B CD4052B CD4053B

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics

Over operating free-air temperature range Va = 100 O (unless otherwise noted)(1)

	ng free-air temperature ran			ST CONDITIO			MIN	TYP	MAX	UNIT	
	PARAMETER	V _{IS} (V)	V _{EE} (V)	V _{SS} (V)	V _{DD} (V)	TEMP					
SIGNAL INPUTS	(V _{IS}) AND OUTPUTS (V _{OS})										
						–55°C			5		
						-40°C			5		
					5	25°C		0.04	5		
						85°C			150		
						125°C			150		
						-55°C			10		
						-40°C			10		
					10	25°C		0.04	10		
						85°C			300		
						125°C			300		
Quiescent Device	Current, I _{DD} Max					-55°C			20	μΑ	
						-40°C			20		
					15	25°C		0.04	20		
				13	85°C		0.04	600			
					125°C						
								600			
					−55°C			100			
				00	-40°C		0.00	100			
				20	25°C		0.08	100			
						85°C			3000		
						125°C			3000		
					–55°C			800			
				-	–40°C			850			
			0	0	5	25°C		470	1050		
						85°C			1200		
						125°C			1300	_	
						–55°C			310		
)	N. Danistana a Mari		0	0		–40°C			300	Ω	
orain to Source Of of Source Of So	N Resistance r _{on} Max				10	25°C		180	400		
.0 55						85°C			520		
						125°C			550		
						–55°C			200		
						–40°C			210		
			0	0	15	25°C		125	240		
						85°C			300		
						125°C			300		
Change in ON Res	niatanaa		0	0	5			15			
Between Any Two			0	0	10	25°C		10		Ω	
r _{ON}			0	0	15			5			
						-55°C			± 100		
						-40°C					
OFF Channel Leal	kage Current: Any Channel OFF (Max)		0	0	18	25°C		± 0.01	± 100 ⁽²⁾	nA	
or ALL Channels OFF (Common OUT/IN) (Max)						85°C			± 1000 ⁽²⁾		
						125°C					
N Channel Look	age Current: Any Channel ON (May) or	5 or 0	-5	0	10.5	85°C			± 300 ⁽³⁾		
LL Channels ON	age Current: Any Channel ON (Max) or (Common OUT/IN) (Max)	5	0	0	18	85°C			± 300 ⁽³⁾	nA	
	Input, C _{IS}		- 5	-5	- 5	25°C		5			
	CD4051			+ -		200		30			
apacitance	Output, Cos CD4052	=						18		pF	
apaonano c	CD4053	-				25°C		9		рғ	
	Feed through, C _{IOS}	-				-		0.2			

Submit Documentation Feedback

Copyright © 1998–2017, Texas Instruments Incorporated

 ⁽¹⁾ Peak-to-Peak voltage symmetrical about (V_{DD} - V_{EE}) / 2.
 (2) Determined by minimum feasible leakage measurement for automatic testing.

⁽³⁾ Does not apply to Hi-Rel CD4051BF and CD4051BFA3 devices.



Electrical Characteristics (continued)

Over operating free-air temperature range, $V_{SUPPLY} = \pm 5 \text{ V}$, and $R_L = 100 \Omega$, (unless otherwise noted)⁽¹⁾.

	PARAMETER		TES	T CONDITIO	NS		MIN	TYP	MAX	UNIT	
	PARAMETER	V _{IS} (V)	V _{EE} (V)	V _{SS} (V)	V _{DD} (V)	TEMP					
		V_{DD}	$R_L = 200 \text{ k}\Omega$,		5			30	60		
Propagation Dela	ay Time (Signal Input to Output)	_	$C_L = 50 pF$,		10	25°C		15	30	ns	
			t_r , $t_f = 20 \text{ ns}$		15			10	20		
CONTROL (ADI	DRESS OR INHIBIT), V _C				,						
						−55°C		1.5			
						-40°C		1.5			
					5	25°C			1.5		
				•	85°C		1.5				
						125°C		1.5			
					-55°C		3				
					•	-40°C		3			
nput Low Voltag	ge, V _{IL} , Max				10	25°C			3	V	
					•	85°C		3			
					•	125°C		3			
						-55°C		4			
					-40°C		4				
					15	25°C			4		
		$V_{IL} = V_{DD}$			-	85°C		4			
	through 1 kΩ;	$V_{EE} = V_{SS}$, $R_L = 1 \text{ k}\Omega \text{ to } V_{SS}$./	-	125°C		4				
	$V_{IH} = V_{DD}$	$I_{IS} < 2 \mu A$ on I	All OFF		–55°C		3.5				
	through 1 kΩ	Channels			-40°C		3.5				
		132			5	25°C	3.5	0.0			
					3	85°C	0.0	3.5			
						125°C		3.5			
					–55°C		7				
						-40°C		7		1	
onut High Volto	ao V. Min				10	25°C	7			V	
nput High Volta	ge, v _{IH} , wiiii					85°C		7			
						125°C		7			
						–55°C					
								11			
					15	-40°C	44	11			
						25°C	11	44			
					-	85°C		11			
						125°C		11			
					-	–55°C		± 0.1			
						–40°C		± 0.1			
nput Current, I _{IN}	(Max)		$V_{IN} = 0, 18$		18	25°C		± 10 ⁻⁵	± 0.1	μΑ	
						85°C		± 1			
						125°C		± 1		<u> </u>	
		t t = 20	0	0	5			450	720		
Propagation	Address-to-Signal OUT (Channels ON or OFF) (See Figure 10, Figure 11,	t_r , $t_f = 20$ ns,	0	0	10			160	320	ns	
Delay Time	and Figure 15)	$C_L = 50 \text{ pF},$ $R_L = 10 \text{ k}\Omega$	0	0	15			120	240	113	
		11_ = 10 K22	-5	0	5			225	450		
			0	0	5			400	720		
ropagation	Inhibit-to-Signal OUT (Channel	t_r , $t_f = 20$ ns,	0	0	10			160	320		
Delay Time	Turning ON) (See Figure 11)	$C_L = 50 \text{ pF},$ $R_L = 1 \text{ k}\Omega$	0	0	15			120	240	ns	
		K _L = 1 KΩ	-10	0	5			200	400		
			0	0	5			200	450		
Propagation	Inhibit-to-Signal OUT (Channel	t_r , $t_f = 20$ ns,	0	0	10			90	210		
Delay Time	Turning OFF) (See Figure 17)	$C_L = 50 \text{ pF},$ $R_L = 10 \text{ k}\Omega$	0	0	15			70	160	ns	
	,	$R_L = 10 \text{ k}\Omega$	-10	0	5			130	300		
	ce, C _{IN} (Any Address or Inhibit Input)	1	10	,	ý			5	000		

Copyright © 1998–2017, Texas Instruments Incorporated



6.6 AC Performance Characteristics

DADAMETED			TES ⁻	CONDITIONS		TVD	LINUT		
PARAMETER	V _{IS} (V)	V _{DD} (V)	R _L (kΩ)			TYP	UNIT		
					CD4053	30			
	5 ⁽¹⁾	10	1	V _{OS} at Common OUT/IN	CD4052	25			
Cutoff (-3dB)					CD4051	20			
Frequency Channel ON (Sine Wave		$V_{EE} = V_{SS}$,					MHz		
Input)	201	$\log \frac{V_{OS}}{V_{IS}} = -3$	dB	V _{OS} at Any Channel	V _{OS} at Any Channel				
	2 ⁽¹⁾	5				0.3%			
Total Harmonic	3 ⁽¹⁾	10	10			0.2%			
Distortion, THD	5 ⁽¹⁾	15	=			0.12%			
	$V_{EE} = V_{SS}, f_{IS} = 1$	kHz Sine Wav	e						
-40dB Feedthrough Frequency (All Channels OFF)	5 ⁽¹⁾	10	1	V _{OS} at Common OUT/IN	CD4053	8			
	V _{EE} = V _{SS} ,	*		Vos at Common Co 1/11V	CD4052	10	MHz		
		V_{os}			CD4051	12			
	20L	$og \frac{V_{OS}}{V_{IS}} = -4$	0dB	V _{OS} at Any Channel		8			
	5 ⁽¹⁾	10	1	Between Any two Channe	ıls	3			
–40dB Signal	V _{EE} = V _{SS} ,			Between Sections,	Measured on Common	6			
Crosstalk		***		CD4052 Only	Measured on Any Channel	10	MHz		
Frequency	20L	$og \frac{V_{OS}}{V_{IS}} = -4$	0dB	Between Any Two	In Pin 2, Out Pin 14	2.5			
		V_{IS}		Sections, CD4053 Only	In Pin 15, Out Pin 14	6			
Address-or-Inhibit-to-		10	10 ⁽²⁾			65			
Signal Crosstalk	$V_{EE} = 0, V_{SS} = 0, V_{CC} = V_{DD} - V_{SS}$					65	mV _{PEAK}		

⁽¹⁾ Peak-to-Peak voltage symmetrical about (V_{DD} - V_{EE}) / 2. (2) Both ends of channel.



6.7 Typical Characteristics




Figure 1. Channel ON Resistance vs Input Signal Voltage (All Types)




Figure 2. Channel ON Resistance vs Input Signal Voltage (All Types)




Figure 3. Channel ON Resistance vs Input Signal Voltage (All Types)




Figure 4. Channel ON Resistance vs Input Signal Voltage (All Types)




Figure 5. ON Characteristics for 1 of 8 Channels (CD4051B)





Figure 6. Dynamic Power Dissipation vs Switching Frequency (CD4051B)

TEXAS INSTRUMENTS

Typical Characteristics (continued)



7 Parameter Measurement Information




Figure 9. Typical Bias Voltages

NOTE

The ADDRESS (digital-control inputs) and INHIBIT logic levels are: $0 = V_{SS}$ and $1 = V_{DD}$. The analog signal (through the TG) may swing from V_{EE} to V_{DD} .




Figure 10. Waveforms, Channel Being Turned ON $(R_L = 1 \text{ k}\Omega)$

Figure 11. Waveforms, Channel Being Turned OFF $(R_L = 1 \text{ k}\Omega)$






Figure 12. OFF Channel Leakage Current - Any Channel OFF




Figure 13. On Channel Leakage Current - Any Channel On




Figure 14. OFF Channel Leakage Current - All Channels OFF




Figure 15. Propagation Delay - Address Input to Signal Output






Figure 16. Propagation Delay - Inhibit Input to Signal Output




Figure 17. Input Voltage Test Circuits (Noise Immunity)




Figure 18. Quiescent Device Current

Figure 19. Channel ON Resistance Measurement Circuit






Figure 20. Input Current





Figure 21. Feedthrough (All Types)

Figure 22. Crosstalk Between Any Two Channels (All Types)



Figure 23. Crosstalk Between Duals or Triplets (CD4052B, CD4053B)



Special Considerations: In applications where separate power sources are used to drive V_{DD} and the signal inputs, the V_{DD} current capability should exceed V_{DD}/R_L (R_L = effective external load). This provision avoids permanent current flow or clamp action on the V_{DD} supply when power is applied or removed from the CD4051B, CD4052B or CD4053B.

Figure 24. Typical Time-Division Application of the CD4052B






Figure 25. 24-to-1 MUX Addressing



8 Detailed Description

8.1 Overview

The CD4051B, CD4052B, and CD4053B analog multiplexers are digitally-controlled analog switches having low ON impedance and very low OFF leakage current. Control of analog signals up to 20 V_{P-P} can be achieved by digital signal amplitudes of 4.5 V to 20 V (if $V_{DD} - V_{SS} = 3$ V, a $V_{DD} - V_{EE}$ of up to 13 V can be controlled; for $V_{DD} - V_{EE}$ level differences above 13 V, a $V_{DD} - V_{SS}$ of at least 4.5 V is required). For example, if $V_{DD} = +4.5$ V, $V_{SS} = 0$ V, and $V_{EE} = -13.5$ V, analog signals from -13.5 V to +4.5 V can be controlled by digital inputs of 0 V to 5 V. These multiplexer circuits dissipate extremely low quiescent power over the full $V_{DD} - V_{SS}$ and $V_{DD} - V_{EE}$ supply-voltage ranges, independent of the logic state of the control signals. When a logic 1 is present at the inhibit input terminal, all channels are off.


The CD4051B device is a single 8-channel multiplexer having three binary control inputs, A, B, and C, and an inhibit input. The three binary signals select 1 of 8 channels to be turned on, and connect one of the 8 inputs to the output.

The CD4052B device is a differential 4-channel multiplexer having two binary control inputs, A and B, and an inhibit input. The two binary input signals select 1 of 4 pairs of channels to be turned on and connect the analog inputs to the outputs.

The CD4053B device is a triple 2-channel multiplexer having three separate digital control inputs, A, B, and C, and an inhibit input. Each control input selects one of a pair of channels which are connected in a single-pole, double-throw configuration.

When these devices are used as demultiplexers, the CHANNEL IN/OUT terminals are the outputs and the COMMON OUT/IN terminals are the inputs.

8.2 Functional Block Diagrams




All inputs are protected by standard CMOS protection network.

Figure 26. Functional Block Diagram, CD4051B

Copyright © 1998–2017, Texas Instruments Incorporated


TEXAS INSTRUMENTS

Functional Block Diagrams (continued)



All inputs are protected by standard CMOS protection network.

Figure 27. Functional Block Diagram, CD4052B



All inputs are protected by standard CMOS protection network.

Figure 28. Functional Block Diagram, CD4053B



8.3 Feature Description

The CD405xB line of multiplexers and demultiplexers can accept a wide range of digital and analog signal levels. Digital signals range from 3 V to 20 V, and analog signals are accepted at levels \leq 20 V. They have low ON resistance, typically 125 Ω over 15 V_{P-P} signal input range for V_{DD} – V_{EE} = 18 V. This allows for very little signal loss through the switch. Matched switch characteristics are typically r_{ON} = 5 Ω for V_{DD} – V_{EE} = 15 V.

The CD405xB devices also have high OFF resistance, which keeps from wasting power when the switch is in the OFF position, with typical channel leakage of ± 100 pA at $V_{DD} - V_{EE} = 18$ V. Very low quiescent power dissipation under all digital-control input and supply conditions, typically 0.2 μ W at $V_{DD} - V_{SS} = V_{DD} - V_{EE} = 10$ V keeps power consumption total very low. All devices have been 100% tested for quiescent current at 20 V with maximum input current of 1 μ A at 18 V over the full package temperature range, and only 100 nA at 18 V and 25°C.

Logic-level conversion for digital addressing signals of 3 V to 20 V ($V_{DD} - V_{SS} = 3$ V to 20 V) to switch analog signals to 20 V_{P-P} ($V_{DD} - V_{EE} = 20$ V). Binary address decoding on chip makes channel selection easy. When channels are changed, a break-before-make system eliminates channel overlap.



8.4 Device Functional Modes

Table 1. Truth Table⁽¹⁾

	INF	PUT STATES		ON CHANNEL (O)
INHIBIT	С	В	A	ON CHANNEL(S)
CD4051B	-		-	
0	0	0	0	0
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	Х	Х	Х	None
CD4052B				
0		0	0	0x, 0y
0		0	1	1x, 1y
0		1	0	2x, 2y
0		1	1	3x, 3y
1		Χ	X	None
CD4053B			•	
0	Х	Х	0	ax
0	Х	Х	1	ay
0	Х	0	X	bx
0	Х	1	X	by
0	0	Х	X	сх
0	1	X	X	су
1	X	Х	X	None

⁽¹⁾ X = Don't Care

Submit Documentation Feedback

Copyright © 1998–2017, Texas Instruments Incorporated



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The CD405xB multiplexers and demultiplexers can be used for a wide variety of applications.

9.2 Typical Application

One application of the CD4051B is to use it in conjunction with a microcontroller to poll a keypad. Figure 29 shows the basic schematic for such a polling system. The microcontroller uses the channel select pins to cycle through the different channels while reading the input to see if a user is pressing any of the keys. This is a very robust setup, allowing for multiple simultaneous key-presses with very little power consumption. It also uses very few pins on the microcontroller. The down side of polling is that the microcontroller must continually scan the keys for a press and can do little else during this process.




Figure 29. The CD4051B Being Used to Help Read Button Presses on a Keypad.

9.2.1 Design Requirements

These devices use CMOS technology and have balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads, so routing and load conditions should be considered to prevent ringing.

Copyright © 1998–2017, Texas Instruments Incorporated



Typical Application (continued)

9.2.2 Detailed Design Procedure

- 1. Recommended Input Conditions
 - For switch time specifications, see propagation delay times in *Electrical Characteristics*.
 - Inputs should not be pushed more than 0.5 V above V_{DD} or below V_{EE}.
 - For input voltage level specifications for control inputs, see V_{IH} and V_{IL} in *Electrical Characteristics*.
- 2. Recommended Output Conditions
 - Outputs should not be pulled above V_{DD} or below V_{EE}.
- 3. Input/output current consideration: The CD405xB series of parts do not have internal current drive circuitry and thus cannot sink or source current. Any current will be passed through the device.

9.2.3 Application Curve




Figure 30. ON Characteristics for 1 of 8 Channels (CD4051B)

10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the Electrical Characteristics.

Each V_{CC} terminal should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1- μF bypass capacitor is recommended. If there are multiple pins labeled V_{CC} , then a 0.01- μF or 0.022- μF capacitor is recommended for each V_{CC} because the V_{CC} pins will be tied together internally. For devices with dual supply pins operating at different voltages, for example V_{CC} and V_{DD} , a 0.1- μF bypass capacitor is recommended for each supply pin. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1-μF and 1-μF capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.



11 Layout

11.1 Layout Guidelines

Reflections and matching are closely related to loop antenna theory, but different enough to warrant their own discussion. When a PCB trace turns a corner at a 90° angle, a reflection can occur. This is primarily due to the change of width of the trace. At the apex of the turn, the trace width is increased to 1.414 times its width. This upsets the transmission line characteristics, especially the distributed capacitance and self–inductance of the trace — resulting in the reflection. It is a given that not all PCB traces can be straight, and so they will have to turn corners. Figure 31 shows progressively better techniques of rounding corners. Only the last example maintains constant trace width and minimizes reflections.

11.2 Layout Example




Figure 31. Trace Example



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

Implications of Slow or Floating CMOS Inputs, SCBA004

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

Table 2. Related Links

PARTS	PRODUCT FOLDER	ORDER NOW	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
CD4051B	Click here	Click here	Click here	Click here	Click here
CD4052B	Click here	Click here	Click here	Click here	Click here
CD4053B	Click here	Click here	Click here	Click here	Click here

12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.4 Community Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.5 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
7901502EA	ACTIVE	CDIP	J	16	1	Non-RoHS & Non-Green	SNPB	N / A for Pkg Type	-55 to 125	7901502EA CD4052BF3A	Samples
8101801EA	ACTIVE	CDIP	J	16	1	Non-RoHS & Non-Green	SNPB	N / A for Pkg Type	-55 to 125	8101801EA CD4053BF3A	Samples
CD4051BE	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU SN	N / A for Pkg Type	-55 to 125	CD4051BE	Samples
CD4051BEE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD4051BE	Samples
CD4051BF	ACTIVE	CDIP	J	16	1	Non-RoHS & Non-Green	SNPB	N / A for Pkg Type	-55 to 125	CD4051BF	Samples
CD4051BF3A	ACTIVE	CDIP	J	16	1	Non-RoHS & Non-Green	SNPB	N / A for Pkg Type	-55 to 125	CD4051BF3A	Samples
CD4051BM	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4051BM	Samples
CD4051BM96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	CD4051BM	Samples
CD4051BM96G3	ACTIVE	SOIC	D	16	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	CD4051BM	Samples
CD4051BM96G4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4051BM	Samples
CD4051BMG4	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4051BM	Samples
CD4051BMT	ACTIVE	SOIC	D	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4051BM	Samples
CD4051BNSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4051B	Samples
CD4051BNSRE4	ACTIVE	so	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4051B	Samples
CD4051BPW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM051B	Samples
CD4051BPWE4	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM051B	Samples
CD4051BPWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	CM051B	Samples
CD4051BPWRG4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM051B	Samples
CD4052BE	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU SN	N / A for Pkg Type	-55 to 125	CD4052BE	Samples





www.ti.com

10-Dec-2020

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD4052BEE4	ACTIVE	PDIP	N	16	25	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD4052BE	Samples
CD4052BF	ACTIVE	CDIP	J	16	1	Non-RoHS & Non-Green	SNPB	N / A for Pkg Type	-55 to 125	CD4052BF	Samples
CD4052BF3A	ACTIVE	CDIP	J	16	1	Non-RoHS & Non-Green	SNPB	N / A for Pkg Type	-55 to 125	7901502EA CD4052BF3A	Samples
CD4052BM	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4052BM	Samples
CD4052BM96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	CD4052BM	Samples
CD4052BM96E4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4052BM	Samples
CD4052BM96G3	ACTIVE	SOIC	D	16	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	CD4052BM	Samples
CD4052BM96G4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4052BM	Samples
CD4052BMG4	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4052BM	Samples
CD4052BMT	ACTIVE	SOIC	D	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4052BM	Samples
CD4052BNSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4052B	Samples
CD4052BPW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM052B	Samples
CD4052BPWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	CM052B	Samples
CD4052BPWRG3	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	CM052B	Samples
CD4052BPWRG4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM052B	Samples
CD4053BE	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD4053BE	Samples
CD4053BEE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD4053BE	Sample
CD4053BF	ACTIVE	CDIP	J	16	1	Non-RoHS & Non-Green	SNPB	N / A for Pkg Type	-55 to 125	CD4053BF	Samples
CD4053BF3A	ACTIVE	CDIP	J	16	1	Non-RoHS & Non-Green	SNPB	N / A for Pkg Type	-55 to 125	8101801EA CD4053BF3A	Samples
CD4053BM	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4053M	Samples



PACKAGE OPTION ADDENDUM



10-Dec-2020

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD4053BM96	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	CD4053M	Samples
CD4053BM96E4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4053M	Samples
CD4053BM96G3	ACTIVE	SOIC	D	16	2500	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	CD4053M	Samples
CD4053BM96G4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4053M	Samples
CD4053BMG4	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4053M	Samples
CD4053BMT	ACTIVE	SOIC	D	16	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4053M	Samples
CD4053BNSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4053B	Samples
CD4053BPW	ACTIVE	TSSOP	PW	16	90	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM053B	Samples
CD4053BPWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-55 to 125	CM053B	Samples
CD4053BPWRG3	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	SN	Level-1-260C-UNLIM	-55 to 125	CM053B	Samples
CD4053BPWRG4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM053B	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.





10-Dec-2020

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD4051B, CD4051B-MIL, CD4052B, CD4052B-MIL, CD4053B, CD4053B-MIL:

Catalog: CD4051B, CD4052B, CD4053B

Automotive: CD4051B-Q1, CD4051B-Q1, CD4053B-Q1, CD4053B-Q1

Military: CD4051B-MIL, CD4052B-MIL, CD4053B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Dec-2020

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4051BM96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD4051BM96	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
CD4051BM96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD4051BM96G3	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
CD4051BM96G4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD4051BM96G4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD4051BNSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD4051BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD4051BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD4051BPWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD4052BM96	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
CD4052BM96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD4052BM96G3	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
CD4052BM96G4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD4052BNSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD4052BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD4052BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD4052BPWRG3	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Dec-2020

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD4052BPWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD4053BM96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD4053BM96	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
CD4053BM96G3	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
CD4053BM96G4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD4053BNSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD4053BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD4053BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD4053BPWRG3	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
CD4053BPWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4051BM96	SOIC	D	16	2500	853.0	449.0	35.0
CD4051BM96	SOIC	D	16	2500	364.0	364.0	27.0
CD4051BM96	SOIC	D	16	2500	333.2	345.9	28.6
CD4051BM96G3	SOIC	D	16	2500	364.0	364.0	27.0
CD4051BM96G4	SOIC	D	16	2500	333.2	345.9	28.6
CD4051BM96G4	SOIC	D	16	2500	853.0	449.0	35.0
CD4051BNSR	SO	NS	16	2000	853.0	449.0	35.0



PACKAGE MATERIALS INFORMATION

www.ti.com 17-Dec-2020

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD4051BPWR	TSSOP	PW	16	2000	364.0	364.0	27.0
CD4051BPWR	TSSOP	PW	16	2000	367.0	367.0	35.0
CD4051BPWRG4	TSSOP	PW	16	2000	367.0	367.0	35.0
CD4052BM96	SOIC	D	16	2500	364.0	364.0	27.0
CD4052BM96	SOIC	D	16	2500	333.2	345.9	28.6
CD4052BM96G3	SOIC	D	16	2500	364.0	364.0	27.0
CD4052BM96G4	SOIC	D	16	2500	333.2	345.9	28.6
CD4052BNSR	SO	NS	16	2000	853.0	449.0	35.0
CD4052BPWR	TSSOP	PW	16	2000	367.0	367.0	35.0
CD4052BPWR	TSSOP	PW	16	2000	364.0	364.0	27.0
CD4052BPWRG3	TSSOP	PW	16	2000	364.0	364.0	27.0
CD4052BPWRG4	TSSOP	PW	16	2000	367.0	367.0	35.0
CD4053BM96	SOIC	D	16	2500	333.2	345.9	28.6
CD4053BM96	SOIC	D	16	2500	364.0	364.0	27.0
CD4053BM96G3	SOIC	D	16	2500	364.0	364.0	27.0
CD4053BM96G4	SOIC	D	16	2500	333.2	345.9	28.6
CD4053BNSR	SO	NS	16	2000	853.0	449.0	35.0
CD4053BPWR	TSSOP	PW	16	2000	364.0	364.0	27.0
CD4053BPWR	TSSOP	PW	16	2000	367.0	367.0	35.0
CD4053BPWRG3	TSSOP	PW	16	2000	364.0	364.0	27.0
CD4053BPWRG4	TSSOP	PW	16	2000	367.0	367.0	35.0

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated