## RF\_Register\_File\_32\_15

<ul><li>O Created</li></ul>	@October 17, 2024 2:39 PM				
<sub>≡</sub> Tags					
Status	Not started				

## Registers

Test Case	RW	Reset	DR	(Write Data)	SA	SB
0	0	0	00000	00000001010101001101001010011101	-	-
	1	0	-	-	00000	00000
1	0	0	00001	00000001010101001101001010011110	-	-
	1	0	-	-	00001	00001
2	0	0	00010	0000000101010100110100101011111	-	-
	1	0	-	-	00010	00010
3	0	0	00011	00000001010101001101001010100000	-	-
	1	0	-	-	00011	00011
4	0	0	00100	00000001010101001101001010100001	-	-
	1	0	-	-	00100	00100
5	0	0	00101	00000001010101001101001010100010	-	-
	1	0	-	-	00101	00101
31	0	0	11111	000000010101010011010010101111100	-	-
	1	0	-	-	11111	11111

## **Temp Registers**

Test Case	RW	Reset	DR	TD	(Write Data)	TA
32	0	0	00000	0001	00000001010101001101001010111110	-
	1	0	-		-	00001
33	0	0	00000	0010	00000001010101001101001010111111	-
	1	0	-		-	0010
34	0	0	00000	0011	00000001010101001101001011000000	-
	1	0	-		-	0011
35	0	0	00000	0100	00000001010101001101001011000001	-
	1	0	-		-	0100
36	0	0	00000	0101	00000001010101001101001011000010	-
	1	0	-		-	0101
37	0	0	00000	0110	00000001010101001101001011000011	-
	1	0	-		-	0110
38	0	0	00000	0111	00000001010101001101001011000100	-
	1	0	-		-	0111
39	0	0	00000	1000	00000001010101001101001011000101	-
	1	0	-		-	1000

RF\_Register\_File\_32\_15

40	0	0	00000	1001	00000001010101001101001011000110	-
	1	0	-		-	1001
41	0	0	00000	1010	00000001010101001101001011000111	-
	1	0	-		-	1010
42	0	0	00000	1011	00000001010101001101001011001000	-
	1	0	-		-	1011
43	0	0	00000	1100	00000001010101001101001011001001	-
	1	0	-		-	1100
44	0	0	00000	1101	00000001010101001101001011001010	-
	1	0	-		-	1101
45	0	0	00000	1110	00000001010101001101001011001011	-
	1	0	-		-	1110
46	0	0	00000	1111	00000001010101001101001011001100	-
	1	0	-		-	1111

RF\_Register\_File\_32\_15