

## MSoC Self-paced 2: PP4FPGA FIR

R08943011 黃文璽

- [v] HLS C-sim/synthesis/cosim
- [v] System bring-up (zedboard)
- [v] Improvement (latency, area)
- [v] Github: <https://github.com/b04901060/MSoC-Application-Acceleration-with-High-Level-Synthesis>

### 1. Introduction

本 example 實作有限脈衝響應 (finite impulse response) 濾波器，輸入訊號和對應的 tap 參數相乘後累加得到輸出。

### 2. C Synthesis and cosim

Performance Estimates				Utilization Estimates					
Timing				Summary					
Summary									
Clock	Target	Estimated	Uncertainty	Name	BRAM_18K	DSP48E	FF	LUT	URAM
ap_clk	10.00 ns	8.510 ns	1.25 ns	DSP	-	-	-	-	-
Latency				Expression	-	3	0	128	-
Summary				FIFO	-	-	-	-	-
Latency (cycles)	Latency (absolute)		Interval (cycles)		Instance	-	-	-	-
min	max	min	max	min	max	Type			
8961	8961	89.610 us	89.610 us	8961	8961	none	Memory	-	-
Detail				Multiplexer	-	-	-	326	-
Instance				Register	0	-	637	32	-
Loop				Total	0	3	637	486	0
				Available	280	220	106400	53200	0
				Utilization (%)	0	1	~0	~0	0

另外可以注意到合成結果沒有 warning：

Name	Details
All Categories	
DATAFLOW	
[XFORM 203-712]	Applying dataflow to function 'readmem', detected/extracted 2 process function(s):
THROUGHPUT	
[HLS 200-789]	**** Estimated Fmax: 145.18 MHz
SCHEDULE	
[SCHED 204-61]	Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
LOOP	
[HLS 200-790]	**** Loop Constraint Status: All loop constraints were satisfied.

### Cosim:

		Latency			Interval		
RTL	Status	min	avg	max	min	avg	max
VHDL	NA	NA	NA	NA	NA	NA	NA
Verilog	Pass	8961	8961	8961	NA	NA	NA

-> Verilog pass

### 3. Optimization

在原版中的雙層迴圈只在最內層的迴圈加上 PIPELINE pragma，我的版本中再於外圈 loop 加上 PIPELINE 指令，以達到更低的 latency，但便需要更多 FPGA resource，在 area 和 performance 間做 tradeoff。

- Latency optimized synthesis result

Performance Estimates

Timing

Summary

Clock	Target	Estimated	Uncertainty
ap_clk	10.00 ns	8.742 ns	1.25 ns

Latency

Summary

Latency (cycles)		Latency (absolute)		Interval (cycles)		
min	max	min	max	min	max	Type
3842	3842	38.420 us	38.420 us	3842	3842	none

Detail

Instance

Loop

Utilization Estimates

Summary

Name	BRAM_18K	DSP48E	FF	LUT	URAM
DSP	-	-	-	-	-
Expression	-	48	0	863	-
FIFO	-	-	-	-	-
Instance	-	-	-	-	-
Memory	-	-	-	-	-
Multiplexer	-	-	-	362	-
Register	-	-	1484	-	-
Total	0	48	1484	1225	0
Available	280	220	106400	53200	0
Utilization (%)	0	21	1	2	0

- Latency: 8961 -> 3842 (-57%)
- FF: 637 -> 1484 (+133%)
- LUT: 486 -> 1225 (+152%)

#### Before

```
void block_fir(int input[256], int output[256], int taps[NUM_TAPS],
               int delay_line[NUM_TAPS]) {
    int i, j;
    for (j = 0; j < 256; j++) {
        int result = 0;
        for (i = NUM_TAPS - 1; i > 0; i--) {
            #pragma HLS unroll
            delay_line[i] = delay_line[i - 1];
        }
        delay_line[0] = input[j];

        for (i = 0; i < NUM_TAPS; i++) {
            #pragma HLS pipeline
            result += delay_line[i] * taps[i];
        }
        output[j] = result;
    }
}
```

#### After

```
void block_fir(int input[256], int output[256], int taps[NUM_TAPS],
               int delay_line[NUM_TAPS]) {
    int i, j;
    for (j = 0; j < 256; j++) {
        #pragma HLS pipeline
        int result = 0;
        for (i = NUM_TAPS - 1; i > 0; i--) {
            #pragma HLS unroll
            delay_line[i] = delay_line[i - 1];
        }
        delay_line[0] = input[j];

        for (i = 0; i < NUM_TAPS; i++) {
            #pragma HLS pipeline
            result += delay_line[i] * taps[i];
        }
        output[j] = result;
    }
}
```

#### 4. Block Diagram

