## **MSoC Self-paced 2: PP4FPGA FIR**


## R08943011 黃文璁

- [v] HLS C-sim/synthesis/cosim
- [v] System bring-up (zedboard)
- [v] Improvement (latency, area)
- [v] Github: https://github.com/b04901060/MSoC-Application-Acceleration-with-High-Level-Synthesis

#### 1. Introduction

本 example 實作有限脈衝響應 (finite impulse response) 濾波器,輸入訊號和對應的 tap 參數相乘後累加得到輸出。

#### 2. C Synthesis and cosim



## 另外可以注意到合成結果沒有 warning:

Name	Details
→ In Categories  All Cate	
→ □ DATAFLOW	
i [XFORM 203-712]	Applying dataflow to function 'readmem', detected/extracted 2 process function(s):
→ THROUGHPUT	
i [HLS 200-789]	**** Estimated Fmax: 145.18 MHz
→ SCHEDULE	
i [SCHED 204-61]	Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints
√ IOOP	
i [HLS 200-790]	**** Loop Constraint Status: All loop constraints were satisfied.

#### Cosim:


		Latency			Interval		
RTL	Status	min	avg	max	min	avg	max
VHDL	NA	NA	NA	NA	NA	NA	NA
Verilog	Pass	8961	8961	8961	NA	NA	NA

## -> Verilog pass

## 3. Optimization

在原版中的雙層迴圈只在最內層的迴圈加上 PIPELINE pragma,我的版本中再於外圈 loop 加上 PIPELINE 指令,以達到更低的 latency,但便需要更多 FPGA resource,在 area 和 performance 間做 tradeoff。

# • Latency optimized synthesis result



Latency: 8961 -> 3842 (-57%)
 FF: 637 -> 1484 (+133%)
 LUT: 486 -> 1225 (+152%)

## **Before**

#### **After**

# 4. Block Diagram

