Project 2: Pipelined CPU + L1 Data Cache

TA: 陳炫均

Announcement

- Individual Project
- Deadline: 6/15 (Tue.) 23:59

- Demo:
 - Time slot: TBD
 - Execute your program before TA and answer a few questions

Specification

Use Verilog to model pipeline CPU with

- Off-chip Data Memory
 - Size: 16KB
 - Data width: 32 Bytes
 - Memory access latency: 10 cycles (send an ack when finish access)
- L1 Data Cache
 - Size: 1KB
 - Associative: 2-way
 - Replacement policy: LRU
 - Cache line size: 32 Bytes
 - Write hit policy: write back
 - Write miss policy: write allocate
 - offset: 5 bits, index: 4 bits, tag: 23 bits

testbench.v

- (optional) Initialize registers in all modules
- Connecting CPU and off-chip Data_Memory
- Load instruction.txt into instruction memory
- Create clock signal
- Dump Register files & Data memories in each cycle
- Print result to output.txt and cache.txt

Output Files

- Print result to output.txt
 - Output cache status when memory access occurs
 - Criteria: we will check **the final state** is correct or not (The cycle count does not matter)
- Print result to cache.txt
 - Record cache hit or cache miss for each cache access
 - Criteria: we will check **the order of hit and miss accesses** is identical to the correct answer (The cycle count does not matter)
- DO NOT CHANGE THE OUTPUT FORMAT

Grading Policy


- (80%) Programming
 - You will get o point if your code cannot be compiled
 - Grading at demo. You have to answer several questions about how you implement at demo. You may get o point on this part if you cannot clearly answer the questions (regarded as plagiarism)
- (20%) Report
 - Implementation of modules
 - Cache controller in detail
 - You can draw a picture to explain if you want
 - · Difficulties encountered and solutions of this projects
- Late punishment: 10 points deduction per day

Evaluation Criteria

```
01 Flush Cache!
                                                                                              4401 Flush Cache!
    cycle = 200, Start = 1
                                                                                                  cycle = 200, Start = 1
    x0 = 000000000, x8 = eeef0021, x16 = 000000000, x24 = 000000000
                                                                                                  x0 = 00000000, x8 = eeef0021, x16 = 00000000, x24 = 00000000
         00000000, x9 = cccddff, x17 = 22222222, x25 = 00000000
                                                                                              1407 x1 = 00000000, x9 = ccccddff, x17 = 22222222, x25 = 00000000
4408 x2 = 00000000, x10 = aaaabbdd, x18 = 00000000, x26 = 000000000
                                                                                              4408 x2 = 00000000, x10 = aaaabbdd, x18 = 00000000, x26 = 00000000
1409 x3 = 00000000, x11 = 888899bb, x19 = 22222222, x27 = 000000000
                                                                                              409 \times 3 = 000000000, \times 11 = 8888899bb, \times 19 = 22222222, \times 27 = 000000000
4410 x4 = 00000000, x12 = 66667799, x20 = aaaaaaaa, x28 = 00000000
                                                                                             4410 x4 = 00000000, x12 = 66667799, x20 = aaaaaaaa, x28 = 000000000
4411 \times 5 = 000000000, \times 13 = 44445577, \times 21 = 88888888, \times 29 = 00001000
                                                                                             4411 \times 5 = 000000000, \times 13 = 44445577, \times 21 = 88888888, \times 29 = 00001000
                                                                                             4412 x6 = 00000000, x14 = 22223355, x22 = aaaaaaaa, x30 = 00000100
4412 x6 = 00000000, x14 = 22223355, x22 = aaaaaaaa, x30 = 00000100
                                                                                             4413 x7 = 00000000, x15 = 00001133, x23 = 88888888, x31 = aaaaaaaa
4413 x7 = 00000000, x15 = 00001133, x23 = 88888888, x31 = aaaaaaaa
4414 Data Memory: 0x0000 = 000011222222334444445566666677888888899aaaaa
                                                                                             4414 Data Memory: 0x0000 = 00001122222233444444556666667788888899aaaaaabbcccc
4420 Data Memory: 0x0400 = 0000113322223355444455776666779988889
                                                                                             4420 Data Memory: 0x0400 = 00001133222233554444557766667799888899
```


For output.txt, we will only check the values of registers and data memory at the last cycle. You don't have to be exactly the same as reference output at every cycle.

Evaluation Criteria (cont.)




For cache.txt, we will only check number of hit/miss and their order. cycle count doesn't matter.

Project 1 to Project 2




System Block Diagram

enable: memory access enable write: write data to memory ack: memory acknowledge



CPU

Example files




Example files

- CPU.v: connection between modules
- dcache_controller.v: handles I/O requests
- dcache_sram.v: Modify the data structure within it to support 2-way associative cache.
- Data_Memory.v
- testbench.v


You can modify them as you want But make sure you include them as submission

- Instruction_Memory.v
- PC.v
- Registers.v

Datapath & Modules



2-way associative cache



Submission Rules

- studentID_project2 (dir)
 - studentID_project2/codes/*.v
 - studentID_project2/studentID_project2_report.
 pdf
- Pack the above directory into a zip file
 - When we unzip your file, the output should be a single directory named studentID_project2

Submission Rules (cont.)

- In testbench.v, you must check the following settings before submission
 - Read instruction from ./instruction.txt
 - Dump output to ./output.txt and ./cache.txt
- Your code can be compiled with the follow command
 - \$ iverilog -o CPU.out *.v