

LAB01\_312651057

吳鴻明

# 實驗目的

在未使用任何判斷語句的情況下，並且使用邏輯化簡技巧將功能實現。

將Full-Adder的Input、Output透過7段顯示起顯示出來。

透過以上初步熟悉Verilog的assign語法以及如何宣告port

實驗程式碼

```

1  module ex1(SW, HEX0, HEX1, HEX2, HEX3, HEX4, HEX5, LEDR);
2
3  //INPUT_AND_OUTPUT
4  //SWITCH_8 is Cin
5  //SWITCH_4-7 is B
6  //SWITCH_0-3 is A
7  //HEX5, HEX4 is result
8  input [8:0]SW;
9  output [6:0]HEX0, HEX1, HEX2, HEX3, HEX4, HEX5;
10 output[9:0]LEDR;
11
12
13 //wire
14 wire COUT;
15 wire [4:0]SUM;
16
17
18 //full_adder calculate
19 assign {COUT, SUM} = SW[3:0] + SW[7:4] + SW[8];
20
21
22 assign LEDR[0] = COUT;
23
24
25
26 //十位數控制
27 assign HEX5[6] = ~SUM[4] | (~SUM[3] & SUM[2]);
28 assign HEX5[5] = SUM[4] | (SUM[3] & SUM[1]) | (SUM[3] & SUM[2]);
29 assign HEX5[4] = (~SUM[4] & SUM[3] & SUM[1]) | (~SUM[4] & SUM[3] & SUM[2]) | (SUM[4] & ~SUM[3] & SUM[2]) | (SUM[3] & SUM[2] & SUM[1]);
30 assign HEX5[3] = (~SUM[4] & SUM[3] & SUM[1]) | (~SUM[4] & SUM[3] & SUM[2]) | (SUM[4] & ~SUM[3] & SUM[2]);
31 assign HEX5[2] = (SUM[4] & ~SUM[3] & SUM[2]) | (SUM[4] & SUM[2] & ~SUM[1]) | (SUM[4] & SUM[3] & ~SUM[2]);
32 assign HEX5[1] = 1'b0;
33 assign HEX5[0] = (~SUM[4] & SUM[3] & SUM[1]) | (~SUM[4] & SUM[3] & SUM[2]) | (SUM[4] & ~SUM[3] & SUM[2]);
34
35
36 //個位數控制
37 assign HEX4[6] = (~SUM[4] & ~SUM[3] & ~SUM[2] & SUM[1]) | (~SUM[3] & ~SUM[2] & ~SUM[1] & SUM[0]) | (~SUM[4] & SUM[3] & ~SUM[2] & SUM[1]) | (SUM[3] & ~SUM[2] & SUM[1] & SUM[0]) | (SUM[4] & ~SUM[3] & SUM[2] & ~SUM[1]) | (SUM[4] & SUM[3] & ~SUM[2] & SUM[1]);
38 assign HEX4[5] = (~SUM[4] & ~SUM[3] & ~SUM[2] & SUM[0]) | (~SUM[4] & ~SUM[3] & ~SUM[2] & SUM[1]) | (~SUM[4] & ~SUM[2] & SUM[1] & SUM[0]) | (~SUM[4] & SUM[3] & SUM[2] & ~SUM[1]) | (SUM[4] & ~SUM[3] & SUM[2] & SUM[0]) | (SUM[4] & ~SUM[3] & SUM[2] & SUM[1]);
39 assign HEX4[4] = (SUM[0]) | (~SUM[4] & ~SUM[3] & SUM[2] & ~SUM[1]) | (~SUM[4] & SUM[3] & SUM[2] & SUM[1]) | (SUM[4] & SUM[3] & ~SUM[2] & ~SUM[1]);
40 assign HEX4[3] = (~SUM[4] & ~SUM[2] & ~SUM[1] & SUM[0]) | (SUM[3] & ~SUM[2] & SUM[1] & SUM[0]) | (SUM[4] & ~SUM[3] & ~SUM[2] & SUM[0]) | (SUM[4] & SUM[2] & ~SUM[1] & SUM[0]) | (~SUM[4] & ~SUM[3] & SUM[2] & ~SUM[1] & SUM[0]) | (~SUM[4] & ~SUM[3] & SUM[2] & SUM[1] & SUM[0]);
41 assign HEX4[2] = (~SUM[4] & ~SUM[3] & ~SUM[2] & SUM[1] & SUM[0]) | (~SUM[4] & SUM[3] & SUM[2] & ~SUM[1] & SUM[0]) | (SUM[4] & ~SUM[3] & SUM[2] & SUM[1] & SUM[0]);
42 assign HEX4[1] = (SUM[3] & SUM[2] & SUM[1] & SUM[0]) | (~SUM[4] & ~SUM[3] & SUM[2] & ~SUM[1] & SUM[0]) | (~SUM[4] & ~SUM[3] & SUM[2] & SUM[1] & ~SUM[0]) | (SUM[4] & ~SUM[3] & ~SUM[2] & ~SUM[1] & ~SUM[0]) | (SUM[4] & SUM[3] & ~SUM[2] & ~SUM[1] & SUM[0]) | (SUM[4] & SUM[3] & ~SUM[2] & SUM[1] & SUM[0]);
43 assign HEX4[0] = (~SUM[4] & ~SUM[3] & SUM[2] & ~SUM[0]) | (~SUM[4] & SUM[2] & SUM[1] & ~SUM[0]) | (SUM[4] & ~SUM[2] & ~SUM[1] & ~SUM[0]) | (SUM[4] & SUM[3] & ~SUM[2] & ~SUM[0]) | (~SUM[4] & ~SUM[3] & SUM[2] & SUM[1] & SUM[0]) | (~SUM[4] & ~SUM[3] & SUM[2] & SUM[1] & SUM[0]);
44

```




```

46 //HEX3 作動
47 assign HEX3[6] = 1'b1;
48 assign HEX3[5] = (SW[7]&SW[6])|(SW[7]&SW[5]);
49 assign HEX3[4] = (SW[7]&SW[6])|(SW[7]&SW[5]);
50 assign HEX3[3] = (SW[7]&SW[6])|(SW[7]&SW[5]);
51 assign HEX3[2] = 1'b0;
52 assign HEX3[1] = 1'b0;
53 assign HEX3[0] = (SW[7]&SW[6])|(SW[7]&SW[5]);
54
55
56 //HEX2 作動
57 assign HEX2[6] = (SW[7]&~SW[6]&SW[5])|(~SW[7]&SW[6]&SW[5]&SW[4])|(~SW[7]&~SW[6]&~SW[5]);
58 assign HEX2[5] = (SW[7]&SW[6]&~SW[5])|(~SW[6]&SW[5]&SW[4])|(~SW[7]&~SW[6]&SW[5])|(~SW[7]&~SW[6]&SW[4]);
59 assign HEX2[4] = SW[4]|(~SW[7]&SW[6]&~SW[5])|(SW[7]&SW[6]&SW[5]);
60 assign HEX2[3] = (SW[7]&~SW[6]&SW[4])|(~SW[6]&~SW[5]&SW[4])|(SW[7]&SW[6]&SW[5]&~SW[4])|(~SW[7]&SW[6]&SW[5]&SW[4])|(~SW[7]&SW[6]&~SW[5]&~SW[4]);
61 assign HEX2[2] = (SW[7]&SW[6]&~SW[5]&~SW[4])|(~SW[7]&~SW[6]&SW[5]&~SW[4]);
62 assign HEX2[1] = (SW[7]&SW[6]&SW[5]&SW[4])|(~SW[7]&SW[6]&~SW[5]&SW[4])|(~SW[7]&SW[6]&SW[5]&~SW[4]);
63 assign HEX2[0] = (SW[6]&SW[5]&~SW[4])|(~SW[7]&SW[6]&~SW[4])|(SW[7]&~SW[6]&SW[5]&SW[4])|(~SW[7]&~SW[6]&~SW[5]&SW[4]);
64
65
66 //HEX1 作動
67 assign HEX1[6] = 1'b1;
68 assign HEX1[5] = (SW[3]&SW[2])|(SW[3]&SW[1]);
69 assign HEX1[4] = (SW[3]&SW[2])|(SW[3]&SW[1]);
70 assign HEX1[3] = (SW[3]&SW[2])|(SW[3]&SW[1]);
71 assign HEX1[2] = 1'b0;
72 assign HEX1[1] = 1'b0;
73 assign HEX1[0] = (SW[3]&SW[2])|(SW[3]&SW[1]);
74
75
76 //HEX0 作動
77 assign HEX0[6] = (SW[3]&~SW[2]&SW[1])|(~SW[3]&SW[2]&SW[1]&SW[0])|(~SW[3]&~SW[2]&~SW[1]);
78 assign HEX0[5] = (SW[3]&SW[2]&~SW[1])|(~SW[2]&SW[1]&SW[0])|(~SW[3]&~SW[2]&SW[1])|(~SW[3]&~SW[2]&SW[0]);
79 assign HEX0[4] = SW[0]|(~SW[3]&SW[2]&~SW[1])|(SW[3]&SW[2]&SW[1]);
80 assign HEX0[3] = (SW[3]&~SW[2]&SW[0])|(~SW[2]&~SW[1]&SW[0])|(SW[3]&SW[2]&SW[1]&~SW[0])|(~SW[3]&SW[2]&SW[1]&SW[0])|(~SW[3]&SW[2]&~SW[1]&~SW[0]);
81 assign HEX0[2] = (SW[3]&SW[2]&~SW[1]&~SW[0])|(~SW[3]&~SW[2]&SW[1]&~SW[0]);
82 assign HEX0[1] = (SW[3]&SW[2]&SW[1]&SW[0])|(~SW[3]&SW[2]&~SW[1]&SW[0])|(~SW[3]&SW[2]&SW[1]&~SW[0]);
83 assign HEX0[0] = (SW[2]&SW[1]&~SW[0])|(~SW[3]&SW[2]&~SW[0])|(SW[3]&~SW[2]&SW[1]&SW[0])|(~SW[3]&~SW[2]&~SW[1]&SW[0]);
84
85
86 //雙位數時亮燈
87 assign LEDR[9] = ((SW[3]&SW[2])|(SW[3]&SW[1]))|((SW[7]&SW[6])|(SW[7]&SW[5]));
88
89 endmodule



```

實驗結果照片









# RTL佈局



# 問題與討論



討論：針對本次LAB，首先我是透過寫出真值表的方式，將七段顯示器的哪一個bit要亮先準備好，在一次用卡諾圖慢慢化簡，可稱為是土法煉鋼，因為此次LAB禁止使用判斷語句，所以只好一個一個慢慢做，一定有同學的辦法更好，但目前我能想到的只有這樣。

問題：在燒進開發板時做驗證時，不乏會有一些小問題，如該顯示的未顯示，7段顯示器缺一腳等等問題，而我自己Debug的手段就是，針對出問題的Bit去看有沒有哪邊少加not等等，以及在重新化簡一次。