|  | structi       | Cycl  | c          | 100  | 1   |     | 2   | . 3 | 4   | 5.  | 6        | 7   | 8   | ٩      | 10   | B  | 12   | 13  | 14  | 15 | 16  | 17  | 18  | 19  | 70     | 21 | 22       | 23   | 24  | 2!  | 26 27  |
|--|---------------|-------|------------|------|-----|-----|-----|-----|-----|-----|----------|-----|-----|--------|------|----|------|-----|-----|----|-----|-----|-----|-----|--------|----|----------|------|-----|-----|--------|
| the second second second   | li :          | x 12, | 0_         |      | 1F  |     | ID. | ŧχ  | HEM | WB  |          |     |     |        |      |    |      |     |     |    |     |     |     |     |        |    |          |      |     |     |        |
|  | sal<br>nop    | ENT   |            |      | -   |     | IF  | 10  | EX  | HEM | wß       | , i |     |        |      |    |      |     |     |    |     |     |     |     |        |    |          |      |     |     |        |
| ENT  | one :         | x 12, | x13, T     | 08   |     |     |     | 15  | 10  | EX  | HEH      | WB  |     |        |      |    |      |     |     |    |     |     |     |     |        | 1  |          |      |     |     |        |
| TOP:   | sili          | ß,    | x12,       | 3    |     |     |     |     | If  | 10  | EX       | MEH | NB  |        |      |    |      |     |     |    |     |     |     |     |        |    |          |      |     |     |        |
|  | nop           |       |            | ,    | 112 |     |     |     |     | ,,  | 10       | + \ | UPW | wh     |      |    |      |     |     |    |     |     |     |     |        |    |          |      |     |     |        |
| A COLUMN TO A STATE OF THE PARTY OF THE PART |               |       | 0(x6)      |      |     |     |     |     |     | ΣĽ  | 10<br>1F | ID  |     |        | WB   |    |      |     |     |    |     |     |     |     |        |    |          |      |     |     |        |
|  | rob           |       |            |      |     |     |     |     |     |     |          |     |     |        |      |    |      |     |     |    |     |     |     |     |        |    |          |      |     |     |        |
|  |               | x 2°  | 1,8126     | )    |     |     |     |     |     |     |          | 11  | ID  | EX     | HEM  | WB |      |     |     |    |     |     |     |     |        |    |          |      |     |     |        |
|  | nop           | _     | _          | -    |     |     |     |     |     |     |          |     |     |        |      |    |      |     |     |    |     |     |     |     |        |    |          |      |     |     |        |
|  |               | x3    | ), x7, x   | 29   | -   |     |     |     |     |     |          |     | If  | IÒ     | 0    | EX | MEM  | WB  |     |    |     |     |     |     |        |    |          |      |     |     |        |
|  | ppa           | x3    | 1, x11,    | ×5   |     |     |     |     |     |     |          |     |     | IF     | 0    | 10 | EX   | MEM | WB  |    |     |     |     |     |        |    |          |      |     | `   |        |
|  | Sd            | x.    | 30,0(x3    | 1)   |     |     |     |     |     |     |          |     |     | 105 EM | 5000 | 16 | 10   | EX  | HEM |    |     |     |     |     |        |    |          |      |     |     |        |
|  |               | XI    | 2, x12,    | 2_   |     |     |     |     |     |     |          |     |     |        |      | 15 | 1D   | EX  | MEM | WB |     |     |     |     |        |    |          |      |     |     |        |
| ENT  | -             | _     | 2, X13,    | TOP  |     | 8 9 | _   | _   |     |     |          | _   | -   | _      |      | _  | _If_ | 10  | 0   | EX | HEM | WB  |     | _   |        |    | _        | _    | _   |     |        |
| TOP  |               |       | , x 12,    | 3_   |     |     |     |     |     |     |          |     |     |        |      |    |      | IF  | 0   | 19 | EX  | HEH | WB  |     |        |    |          |      |     |     |        |
|  | ogy           | 46    | , X10, X   | 5    |     |     |     |     |     |     |          |     |     |        |      |    |      |     |     | IF | 10  | Eχ  | HEM | WB  |        |    |          |      |     |     |        |
|  | bk            | xT    | , o(xb)    |      |     |     |     |     |     |     |          |     |     |        |      |    |      |     |     |    | 15  | 10  | EX  | HEM |        |    |          |      |     |     |        |
| i i  | 1d            | x 2   | 9, 8(xb    | ·)   |     |     |     |     |     |     |          |     |     |        |      |    |      |     |     |    |     | Ιŕ  | 19  | EX  | MEH    | МВ |          |      |     |     |        |
|  | nop           | _     |            | _    |     |     |     |     |     |     |          |     |     |        |      |    |      |     |     |    |     |     |     | 83  |        |    |          |      |     |     |        |
|  | sub           | x3    | x, [x , od | (29  |     |     |     |     |     |     |          |     |     |        |      |    |      |     |     |    |     |     | 15  | 19  | 0      | EX | HEH      | WB   |     |     |        |
|  | nop           |       | 61, ×11,   | x5   |     |     |     |     |     |     |          | 3   |     |        |      |    |      |     |     |    |     |     |     | 7 6 | Chance | 10 | F.V      | uest |     |     |        |
|  | _             |       | 50, 01×    | _    |     |     |     |     |     |     |          |     |     |        |      |    |      |     |     |    |     |     |     | IF  | ٥      | IF | EX<br>10 | HEM  | HEH | WA  |        |
|  | add           | i x   | 12, 112,   |      | -   |     |     |     |     |     |          |     |     |        |      |    |      |     |     |    |     |     |     |     |        | 15 | ID       | EX   | MEM |     |        |
| EN   | nop<br>I: bne |       | 12, X13,   | TOP. |     |     |     |     |     |     |          |     |     |        |      |    |      |     |     |    | 0   |     |     |     |        |    | 16       | ΙD   | D   | EX  | HEM WG |
|  |               | ish   |            |      |     |     |     |     |     |     |          |     |     |        |      |    |      |     | 3   |    |     |     |     | -   | -      |    | -        |      |     | 1.4 |        |

Because in the packet, one Instruction must be a memory operation and the other must be an arithmetic/lugic/branch instruction.

I insert nop if no appropriate instruction can firm a packet.

"O" in the diagram means bubble because of hazard.

4.31.2. A two-issue processor has no speedup than a one-issue processor in this case.

The bubbles senerated during execution offset the little speedup brought by two-issue processor.

| 10000    |  |   |
|----------|--|---|
| begz     | x 13, DONE   |   |
| li.      | x12, 0   |   |
| Top, see | x5, x12,   | 3   |
| add      | x6, xlo,   | x5  |
| 14       | x7, 0(x6)  |   |
| 14       | x29, 8(x6)   |   |
| add      | x31, x11,  | 15  |
| sub      | x30, x7,   | (29   |
| addi     | x 12, x12,   | 2   |
| sd       | x30, 0(x31)  | 1-7   |
| bne      | x12, x13,  |   |
| 1 + 1 N  |  |   |
| AOME,    |  |   |
|          | Top: slli<br>add<br>ld<br>ld<br>add<br>sub<br>addi<br>sd | Ri x12, D TOP: sll1 x5, x12, add x6, x10, 1d x7, 0(x6) 1d x29, 8(x6) add x31, x11, x sub x30, x7, x add: x12, x12, sd x30, 0(x31) bne x12, x13, |

4.31

| 14. | begz | XID, DONE         |
|-----|------|-------------------|
|     | li_  | x 12 , 0          |
| TOP | soli | $x5$ , $x1^2$ , 3 |
|     | 999  | x6, x10, x5       |
|     | 14   | x7, o(x6)         |
|     | add  | Zx , 11x , Kx     |
|     | ld   | x29, 8(x6)        |
|     | addi | x12, x12, 2       |
|     | sub  | x30, x7, x29      |
|     | sd   | x30, 0(x31)       |
|     | bne  | x12, x13, TOP     |
|     |      |                   |

DONE:

instructions in the middle of two clashed lines are in the same packet.

| 31.5.     | Inst     | cycle                                      | 1   | 2   | 3  | 4   | 2   | 6        | 7   | 8   | 9   | lo     | 11. | 12    | 13      | 14  | 12  | 16  | 17 | 18  | , , | ر ۱ | ער  |
|-----------|----------|--|-----|-----|----|-----|-----|----------|-----|-----|-----|--------|-----|-------|---------|-----|-----|-----|----|-----|-----|-----|-----|
|           | , not    | 中。中国                                       |     | 100 | 4  | 1.1 | TVP |          |     | No  |     | ale I  |     |       |         |     | -   | -   |    | -   |     |     | +   |
|           | bege     | XIS, HONE                                  | If  | 10  | EX | HEM | WB  |          |     |     |     |        |     |       |         |     |     |     | 11 |     |     |     | 1   |
|           | nox      |  |     |     |    |     |     |          |     |     |     |        |     |       |         |     |     |     |    |     |     |     | 1   |
|           | li       |  |     | 15  | ID | EX  | HEM | WB       |     |     |     |        |     |       |         |     |     |     |    |     |     |     |     |
| 700       | Nob      |  |     |     |    | 100 |     |          | 44  | 18. | -   |        |     |       | -       |     |     | -   | ţ. |     |     | _   | 1   |
| TOP       | 511      | x5, x12, 3                                 | 1   |     | IF | 10  | EX  | HEM      | WB  |     |     |        | 111 |       |         |     |     |     |    |     |     |     |     |
|           | No.      |  |     |     |    | 1F  | ID  | EV.      | UEM | ww  |     |        |     |       |         |     |     |     |    |     |     |     | 100 |
|           | add      | x6,x10,x5<br>x7,0(x6)                      |     |     |    | 11  | 15  | EX       | HEM | WB  | wa  |        |     |       |         |     |     |     |    |     |     |     |     |
|           | ad       |  |     |     |    |     | 16  | 10       | EX  | HEM | WB  |        |     |       |         |     |     |     |    |     |     |     |     |
| Color of  | 14       |  |     |     |    |     | 11  | 10<br>1F |     | HEM | WB  |        |     |       |         |     |     | 181 |    |     |     |     |     |
|           | add      | 1 x12,x12, 2                               |     |     |    |     |     | IF       | 19  | EX  | HEM | WB     |     |       |         |     |     | 1   |    |     |     |     |     |
|           | no       | A12, 112, 1                                | +   |     |    |     |     | 1        | Ly  | EX  | THI | MB     |     |       |         |     |     |     |    |     |     |     |     |
|           | Su       |  | 9   |     |    |     |     | will.    | IF  | 10  | 0   | EX     | HEM | WB    |         |     |     |     |    |     |     |     | -   |
| 400       | 5d       |  |     |     |    |     |     |          |     | 15  | 0   | 19     | EX  | HEM   | MB      |     |     |     |    |     |     |     |     |
|           | bas      |  | P   |     |    |     |     |          |     | IF  | 0   | 17     | EX  | HEM   | WB      |     |     |     |    |     |     |     | 1   |
|           | no       | P  |     |     |    |     | -   |          |     |     | -   |        | -   | .,.,, | טויי    |     | -   | -   | _  |     | -   |     | 1   |
| TO        | _        | 1 x5, x12,3                                |     |     |    |     |     | . >      |     |     |     | IF     | 19  | EX    | HEH     | WB  |     |     |    |     |     |     |     |
| Section 1 | no       | P  |     |     |    |     |     |          |     |     |     |        |     |       | 1000000 |     |     |     |    |     |     |     |     |
|           | 0        |  |     |     |    |     |     |          |     | 1   |     |        | IF  | ID    | EX      | HEH | WB  |     |    |     |     |     |     |
|           | S.       | d x7, 0(xb)                                |     |     |    |     |     |          |     |     |     |        |     | IF    | 10      | EX  | HEM | WB  |    |     |     |     |     |
|           |          | 1 x),x11, x                                |     |     |    |     |     |          |     |     |     | Ja - 1 |     | 15    | 10      | EX  | HEM | WB  |    |     |     |     |     |
|           |          | d x29, 8(x6                                | )   |     |    |     |     | 1        |     |     |     |        |     |       | 15      | 19  | EX  | MEM | WB |     |     |     | 1   |
|           |          | di x12, x12,                               | 4   | 7   |    |     |     | 9        |     |     | :   |        |     |       | IF      | 10  | EX  | MEM | WB |     |     |     |     |
|           | ŗ        | אס אין | , 0 |     |    |     |     |          |     |     | 4   |        |     |       |         |     |     |     |    |     |     |     |     |
|           |          | x. [x, ocx du                              |     |     |    |     |     | N.       |     |     |     | -814   |     |       |         | 16  | 10  | 0   | EX | MEM | WB  |     | 1   |
|           | . S      | d x30,0(x                                  | 00) |     |    |     |     |          |     |     |     |        |     |       |         |     | lF  | ٥   | ID | EX  | MEH | WB  |     |
|           | <u>D</u> | ne x12, x13, T                             | -   |     |    |     |     |          |     |     |     |        |     |       |         |     | IF  | 0   | IP | EX  | MEM | wB  |     |

4.31.6. In 4.31.3, each iteration needs 9 cycles. In 4.31.4, each iteration needs 6 cycles. So the speedup 15  $\frac{9}{6}$  = 1.5

```
4.31.7.
         begz
                   x13 , DONE
                                                           4.31.8.
                                                                              x 13 , DONE
                                                                      li
                                                                               x12, 0
          21
                   x12, 0
                                                                               xb, xlo, 0
                                                                       add:
                   x5 , x12 , 3
     TOP: SIL
                   x6, x10, x5
                                                                 TOP: 1d
                                                                               x7, 0 (x6)
          add
                                                                       slli
                                                                               x5, x12, 3
                   x31, x11, x5
          099
                                                                        ld
                                                                               x29, 8(x6)
                   x7, 0(xb)
           ld
                                                                       add
                                                                               x31, x11, x5
                   x 29, 8(+6)
           19
                                                                       14
                                                                               x>8, 16(x6)
                   x28, 16(xb)
           11
                                                                       addi
                                                                               x12, x12, 4
                   x 30, 24 (xb)
           26
                                                                               x30, 24(x6)
                                                                        19
                   x12, x12, 4
           addi
                                                                       JAP
                                                                               x29, x7, x29
                   x 29, x7, x29
           5ub
                                                                               ×29, 0(x31)
                    x30 , x38, x30
           sub
                                                                               x30, x38, x30
                                                                        5ub
                    x 29, 0 (x31)
           30
                                                                               x30, 16(x31)
                                                                        Sd
                    x 30, 16(x31)
           50
                                                                        addi
                                                                              x6, x10, 32
                    x 12, x13, TOP
           bne
                                                                               x12, x15, TOP
     PONE :
```

- 4.31.9. In 4.31.7, each iteration needs 13 cycles. In 4.31.8, each Heration needs 7 cycles.

  3. the speedup is  $\frac{13}{7} = 1.85$
- 431.10 It is the same as 4.31.8 except that two consecutive instructions among the three instructions (befz. Li, addi)

  can be combined into a packet. However, it does not reduce the needed cycle per iteration, so the

  speedup is the same.

5.5.1. offset is  $4\sim0$  & block size is  $2^5=32$ , assume that each word is 8 bytes, block size =  $\frac{32}{8}=4$  words

5.5.2. Index is 9~5 & there 2 = 32 Yorks

5.5.3. For data storage: 32.32.8

Total required: 32.(32.8 + 54 + 1)

Total required: 32.(32.8 + 54 + 1)

5.5.4

| Address | Tag | Index | Offset | Hit/Miss | Replaced    |
|---------|-----|-------|--------|----------|-------------|
| 0×00    | 0   | 0     | 0      | Miss     |             |
| 0×04    | 0 . | 0     | 4      | Hit      | 1           |
| 0×10    | 0   | 0     | 16     | Hit      |             |
| 0×84    | 0   | 4     | 4      | Miss     |             |
| Ox E8   | 0   | ٦٠    | 8      | Hiss     |             |
| 0x 40   | 0   | 5     | 0      | Miss     |             |
| 0×400   | -1  | 0     | 0      | Miss     | 0x00-0x1F   |
| OxIE    | 0   | 0     | 31     | Hiss     | 0x400~0x41F |
| 0x8C    | 0   | 4     | 12     | Hit      |             |
| OxCIC   | 3   | U     | 28     | Miss     | 0x00~0x1F   |
| 0x B4   | 0   | 5     | 20     | HH       |             |
| 0x 884  | 2   | 4     | 4      | Miss     | 0x80~0x9F   |

The Address and Replaced columns are in heximal, and other columns are in decimal.

5.5.5. Het ratio = 
$$\frac{4}{12}$$
 = 0.33

5.10.1. P1: 
$$\frac{1}{0.66 \times 10^{9}} = 1.515 \times 10^{9} \text{ Hz}$$
,  $P2 \cdot \frac{1}{0.9 \times 10^{-9}} = 1.11 \cdot 10^{9} \text{ Hz}$ 

5.16.1
4KB page => the last 12bits of address are for offset

| Address | Page  | TLB      | Page     | Page  |       | TI  | LB       |            |
|---------|-------|----------|----------|-------|-------|-----|----------|------------|
|         | Table | Hit/Miss | Table    | Fault | Valid | Tag | Physical | Time Since |
|         | Index |          | Hit/Miss |       |       |     | Page     | Last       |
|         |       |          |          |       |       |     | Number   | Access     |
| 0x123d  | 1     | Miss     | Hit      | Yes   | 1     | 0xb | 12       | 5          |
|         |       |          |          |       | 1     | 0x7 | 4        | 2          |
|         |       |          |          |       | 1     | 0x3 | 6        | 4          |
|         |       |          |          |       | 1     | 0x1 | 13       | 0          |
| 0x08b3  | 0     | Miss     | Hit      | No    | 1     | 0x0 | 5        | 0          |
|         |       |          |          |       | 1     | 0x7 | 4        | 3          |
|         |       |          |          |       | 1     | 0x3 | 6        | 5          |
|         |       |          |          |       | 1     | 0x1 | 13       | 1          |
| 0x365c  | 3     | Hit      | Hit      | No    | 1     | 0x0 | 5        | 1          |
|         |       |          |          |       | 1     | 0x7 | 4        | 4          |
|         |       |          |          |       | 1     | 0x3 | 6        | 0          |
|         |       |          |          |       | 1     | 0x1 | 13       | 2          |
| 0x871b  | 8     | Miss     | Hit      | Yes   | 1     | 0x0 | 5        | 2          |
|         |       |          |          |       | 1     | 0x8 | 14       | 0          |
|         |       |          |          |       | 1     | 0x3 | 6        | 1          |
|         |       |          |          |       | 1     | 0x1 | 13       | 3          |
| 0xbee6  | b     | Miss     | Hit      | No    | 1     | 0x0 | 5        | 3          |
|         |       |          |          |       | 1     | 0x8 | 14       | 1          |
|         |       |          |          |       | 1     | 0x3 | 6        | 2          |
|         |       |          |          |       | 1     | 0xb | 12       | 0          |
| 0x3140  | 3     | Hit      | Hit      | No    | 1     | 0x0 | 5        | 4          |
|         |       |          |          |       | 1     | 0x8 | 14       | 2          |
|         |       |          |          |       | 1     | 0x3 | 6        | 0          |
|         |       |          |          |       | 1     | 0xb | 12       | 1          |
| 0xc049  | С     | Miss     | Hit      | Yes   | 1     | Охс | 15       | 0          |
|         |       |          |          |       | 1     | 0x8 | 14       | 3          |
|         |       |          |          |       | 1     | 0x3 | 6        | 1          |
|         |       |          |          |       | 1     | 0xb | 12       | 2          |

5.16.2 16KB page => the last 14bits of address are for offset

| Address | Page  | TLB      | Page     | Page  |       | TI  | LB       |            |
|---------|-------|----------|----------|-------|-------|-----|----------|------------|
|         | Table | Hit/Miss | Table    | Fault | Valid | Tag | Physical | Time Since |
|         | Index |          | Hit/Miss |       |       |     | Page     | Last       |
|         |       |          |          |       |       |     | Number   | Access     |
| 0x123d  | 0     | Miss     | Hit      | No    | 1     | 0xb | 12       | 5          |
|         |       |          |          |       | 1     | 0x7 | 4        | 2          |
|         |       |          |          |       | 1     | 0x3 | 6        | 4          |
|         |       |          |          |       | 1     | 0x0 | 5        | 0          |
| 0x08b3  | 0     | Hit      | Hit      | No    | 1     | 0xb | 12       | 6          |
|         |       |          |          |       | 1     | 0x7 | 4        | 3          |
|         |       |          |          |       | 1     | 0x3 | 6        | 5          |
|         |       |          |          |       | 1     | 0x0 | 5        | 0          |
| 0x365c  | 0     | Hit      | Hit      | No    | 1     | 0xb | 12       | 7          |
|         |       |          |          |       | 1     | 0x7 | 4        | 4          |
|         |       |          |          |       | 1     | 0x3 | 6        | 5          |
|         |       |          |          |       | 1     | 0x0 | 5        | 0          |
| 0x871b  | 2     | Miss     | Hit      | Yes   | 1     | 0x2 | 13       | 0          |
|         |       |          |          |       | 1     | 0x7 | 4        | 5          |
|         |       |          |          |       | 1     | 0x3 | 6        | 6          |
|         |       |          |          |       | 1     | 0x0 | 5        | 1          |
| 0xbee6  | 2     | Hit      | Hit      | No    | 1     | 0x2 | 13       | 0          |
|         |       |          |          |       | 1     | 0x7 | 4        | 6          |
|         |       |          |          |       | 1     | 0x3 | 6        | 7          |
|         |       |          |          |       | 1     | 0x0 | 5        | 2          |
| 0x3140  | 0     | Hit      | Hit      | No    | 1     | 0x2 | 13       | 1          |
|         |       |          |          |       | 1     | 0x7 | 4        | 7          |
|         |       |          |          |       | 1     | 0x3 | 6        | 8          |
|         |       |          |          |       | 1     | 0x0 | 5        | 0          |
| 0xc049  | 3     | Hit      | Hit      | Yes   | 1     | 0x2 | 13       | 2          |
|         |       |          |          |       | 1     | 0x7 | 4        | 8          |
|         |       |          |          |       | 1     | 0x3 | 6        | 0          |
|         |       |          |          |       | 1     | 0x0 | 5        | 1          |

Advantages: increase the TLB hit ratio, decrease the size of page table

Disadvantages: need more time to do swapping, increase internal fragmentation

5.16.34KB page => the last 12bits of address are for offsetAssume that the TLB index is determined by Page Table Index module 2.

Because in the initial state of TLB, 0xb and 0x7 should be in index 1 entries but in index 0 entries, I set the valid bits of these two entries to 0.

| Address | Page  | TLB      | Page     | Page  |       |       | TLB |          |        |
|---------|-------|----------|----------|-------|-------|-------|-----|----------|--------|
|         | Table | Hit/Miss | Table    | Fault | Index | Valid | Tag | Physical | Time   |
|         | Index |          | Hit/Miss |       |       |       |     | Page     | Since  |
|         |       |          |          |       |       |       |     | Number   | Last   |
|         |       |          |          |       |       |       |     |          | Access |
| 0x123d  | 1     | Miss     | Hit      | Yes   | 0     | 0     | 0xb | 12       | 5      |
|         |       |          |          |       | 0     | 0     | 0x7 | 4        | 2      |
|         |       |          |          |       | 1     | 1     | 0x3 | 6        | 4      |
|         |       |          |          |       | 1     | 1     | 0x1 | 13       | 0      |
| 0x08b3  | 0     | Miss     | Hit      | No    | 0     | 1     | 0x0 | 5        | 0      |
|         |       |          |          |       | 0     | 0     | 0x7 | 4        | 3      |
|         |       |          |          |       | 1     | 1     | 0x3 | 6        | 5      |
|         |       |          |          |       | 1     | 1     | 0x1 | 13       | 1      |
| 0x365c  | 3     | Hit      | Hit      | No    | 0     | 1     | 0x0 | 5        | 1      |
|         |       |          |          |       | 0     | 0     | 0x7 | 4        | 4      |
|         |       |          |          |       | 1     | 1     | 0x3 | 6        | 0      |
|         |       |          |          |       | 1     | 1     | 0x1 | 13       | 2      |
| 0x871b  | 8     | Miss     | Hit      | Yes   | 0     | 1     | 0x0 | 5        | 2      |
|         |       |          |          |       | 0     | 1     | 0x8 | 14       | 0      |
|         |       |          |          |       | 1     | 1     | 0x3 | 6        | 1      |
|         |       |          |          |       | 1     | 1     | 0x1 | 13       | 3      |
| 0xbee6  | b     | Miss     | Hit      | No    | 0     | 1     | 0x0 | 5        | 3      |
|         |       |          |          |       | 0     | 1     | 0x8 | 14       | 1      |
|         |       |          |          |       | 1     | 1     | 0x3 | 6        | 2      |
|         |       |          |          |       | 1     | 1     | 0xb | 12       | 0      |
| 0x3140  | 3     | Hit      | Hit      | No    | 0     | 1     | 0x0 | 5        | 4      |
|         |       |          |          |       | 0     | 1     | 0x8 | 14       | 2      |
|         |       |          |          |       | 1     | 1     | 0x3 | 6        | 0      |
|         |       |          |          |       | 1     | 1     | 0xb | 12       | 1      |
| 0xc049  | С     | Miss     | Hit      | Yes   | 0     | 1     | 0xc | 15       | 0      |
|         |       |          |          |       | 0     | 1     | 0x8 | 14       | 3      |
|         |       |          |          |       | 1     | 1     | 0x3 | 6        | 1      |
|         |       |          |          |       | 1     | 1     | 0xb | 12       | 2      |

5.16.44KB page => the last 12bits of address are for offsetAssume that the TLB index is determined by Page Table Index module 4.

Because in the initial state of TLB, the entries are not consistent with my assumption, I set the valid bits of these entries to 0.

| Address | Page  | TLB      | Page     | Page  |       |       | TLB |          |        |
|---------|-------|----------|----------|-------|-------|-------|-----|----------|--------|
|         | Table | Hit/Miss | Table    | Fault | Index | Valid | Tag | Physical | Time   |
|         | Index |          | Hit/Miss |       |       |       |     | Page     | Since  |
|         |       |          |          |       |       |       |     | Number   | Last   |
|         |       |          |          |       |       |       |     |          | Access |
| 0x123d  | 1     | Miss     | Hit      | Yes   | 0     | 0     | 0xb | 12       | 5      |
|         |       |          |          |       | 1     | 1     | 0x1 | 13       | 0      |
|         |       |          |          |       | 2     | 0     | 0x3 | 6        | 4      |
|         |       |          |          |       | 3     | 0     | 0x4 | 9        | 7      |
| 0x08b3  | 0     | Miss     | Hit      | No    | 0     | 1     | 0x0 | 5        | 0      |
|         |       |          |          |       | 1     | 1     | 0x1 | 13       | 1      |
|         |       |          |          |       | 2     | 0     | 0x3 | 6        | 5      |
|         |       |          |          |       | 3     | 0     | 0x4 | 9        | 8      |
| 0x365c  | 3     | Miss     | Hit      | No    | 0     | 1     | 0x0 | 5        | 1      |
|         |       |          |          |       | 1     | 1     | 0x1 | 13       | 2      |
|         |       |          |          |       | 2     | 0     | 0x3 | 6        | 6      |
|         |       |          |          |       | 3     | 1     | 0x3 | 6        | 0      |
| 0x871b  | 8     | Miss     | Hit      | Yes   | 0     | 1     | 0x8 | 14       | 0      |
|         |       |          |          |       | 1     | 1     | 0x1 | 13       | 3      |
|         |       |          |          |       | 2     | 0     | 0x3 | 6        | 7      |
|         |       |          |          |       | 3     | 1     | 0x3 | 6        | 1      |
| 0xbee6  | b     | Miss     | Hit      | No    | 0     | 1     | 0x8 | 14       | 1      |
|         |       |          |          |       | 1     | 1     | 0x1 | 13       | 4      |
|         |       |          |          |       | 2     | 0     | 0x3 | 6        | 8      |
|         |       |          |          |       | 3     | 1     | 0xb | 12       | 0      |
| 0x3140  | 3     | Miss     | Hit      | No    | 0     | 1     | 0x8 | 14       | 2      |
|         |       |          |          |       | 1     | 1     | 0x1 | 13       | 5      |
|         |       |          |          |       | 2     | 0     | 0x3 | 6        | 9      |
|         |       |          |          |       | 3     | 1     | 0x3 | 6        | 0      |
| 0xc049  | С     | Miss     | Hit      | Yes   | 0     | 1     | Охс | 15       | 0      |
|         |       |          |          |       | 1     | 1     | 0x1 | 13       | 6      |
|         |       |          |          |       | 2     | 0     | 0x3 | 6        | 10     |
|         |       |          |          |       | 3     | 1     | 0x3 | 6        | 1      |

## 5.16.5

If there is n TLB, then each memory access will have to access to memory two times. The first is to access to page table to get the physical page number. The second is to access to that page and get data.

So a high performance CPU should have a TLB to reduce memory access time.

| 6.7.1. | (x, y, w, z) | Execution order |
|--------|--------------|-----------------|
|        | (2,2,1,0)    | 3-4-1-2         |
|        | (2,2,1,2)    | 3 → 1 → 4 → 2   |
|        | (2,2,1,4)    | 3-1-2-4         |
|        | (2,2,3,0)    | 4-> 1-> 3-> 2   |
|        | (2,2,3,2)    | 1-4-3-2         |
|        | (2,2, 3,4)   | 1-3-2-4         |
|        | (2,2,5,0)    | 4-1-2-3         |
|        | (2,2,5,2)    | 1-4-2-3         |
|        | 122 - 12     | 1 - 2 // - 2    |

6.7.2. Use synchronization instructions after changing value of variables so that other cores can be aware of the new value of variables.

CPU 1 CPU Z 6.9.2. Cure Z Core 1 Gre 1 Cure 2 A1 . A2 BI. B4. BZ A3 = 3 cycles, sluts are wasted 12 A4 BI B4. B3

#### Programming Part 1:

|           | dhrystone | median | multiply | qsort  | rsort   | towers | vvadd |
|-----------|-----------|--------|----------|--------|---------|--------|-------|
| Config 1  | 557936    | 8863   | 44964    | 269251 | 900737  | 7497   | 11830 |
| Config 2  | 539075    | 8817   | 44947    | 257841 | 902477  | 7497   | 5053  |
| Config 3  | 542214    | 8881   | 45032    | 257034 | 911861  | 7577   | 4808  |
| Config 4  | 545513    | 8864   | 45111    | 254099 | 884849  | 7577   | 4653  |
| Config 5  | 527386    | 8864   | 45112    | 254384 | 885937  | 7577   | 4653  |
| Config 6  | 574790    | 8789   | 44900    | 269251 | 901048  | 7457   | 11830 |
| Config 7  | 582962    | 8789   | 44892    | 269342 | 900876  | 7476   | 11808 |
| Config 8  | 551369    | 9337   | 45091    | 274111 | 1025081 | 7485   | 12795 |
| Config 9  | 551704    | 9315   | 45096    | 274363 | 1026321 | 7485   | 12872 |
| Config 10 | 552352    | 9292   | 45101    | 274172 | 1026003 | 7499   | 13006 |
| Config 11 | 546999    | 9390   | 45127    | 275235 | 1031835 | 7501   | 12648 |
| Config 12 | 549202    | 9330   | 45112    | 263335 | 1051311 | 7606   | 5476  |
| Config 13 | 547675    | 9361   | 45244    | 263814 | 1051300 | 7599   | 5541  |

### (1) Green: Different(11830 and 5053).

The vvadd benchmark does matrix addition c[i] = a[i] + b[i].

Config 1 is L1\_Dcache\_1-way, so there is only one entry in a set to store data. Because data is read in the pattern array\_a -> array\_b -> array\_a ..., this will cause data in Dcache be overwritten again and again.

Config 2 is L1\_Dcache\_2-way, so there are two entries in a set to store data of array\_a and array\_b respectively. Thus, data in Dcache will not be overwritten so frequently.

The difference in cache entries in a set leads to the difference in cycle count.

#### (2) Red: Different(911861 and 884849).

The rsort benchmark does radix sort.

Config 3 use random replacement, while Config 4 use LRU replacement.

Because radix sort read array data orderly, using LRU as replacement policy is more like the program's access pattern than using random replacement. Thus Config 4 has smaller cycle count.

#### (3) Blue: Different(900737 and 911861).

The rsort benchmark does radix sort.

Config 1 is L1\_Dcache\_1-way, while Config 3 is L1\_Dcache\_2-way.

Because the program only reads data orderly in a single array, there is no need for multiple cache entries in a set. Besides, more cache entries in a set will slow down the speed of cache, so Config 1 with only one cache entry in a set has smaller cycle count.

(4) Yellow: Different(557936 and 574790 and 582962).

Config 1 has 1-way Icache, Config 6 has 2-way Icache, Config has 4-way Icache.

The program run several specific instruction blocks for many times, and smaller entries number in a set can reduce the time needed to fetch instruction, so the cycle count is Config 1 < Config 6 < Config 7.

(5) Brown: Different(549202 and 547675).

Config 12 has 1-bank L2 cache, while Config 13 has 4-bank L2 cache.

Config 13 has 4 banks, thus increase parallelism, and it can improve bandwidth and reduce cycle count. So the cycle count is Config 13 < Config 12.

### (6) pmp.c:

It wants to test whether the Physical Memory Protection functionality works.

It does this by testing whether each memory address is accessible by calling exhaustive\_test and test\_range. The program will return 0 if the functionality works well.

(7) Config17 on 1-core: 180005 cycles Config19 on 2-core: 92287 cycles Config20 on 4-core: 48239 cycles

The cycle count decrease linearly approximately. Because the task that the program does can be divided into several equal parts and thus can run on multiple cores simultaneously. So the cycle count can decrease linearly when the core number increase.

# Programming Part2 Report:

## Code:

I set L1 Dcache Set = 2 and L1 Dcache Way = 8 and L1 Dcache replacement = plru.

There are four cores to do matrix multiplication, so I divide the task into four equal parts to each core.

During the matrix multiplication, I let the cached data can be used as many as possible to reduce cycles by modifying original code to above.

## Result:

```
root@d30fb4255bb5:~/emulator# ./emulator-freechips.rocketchip.system-freechips.rocketchip.system.HW5Config benchmarks/n
t-matmul.riscv
This emulator compiled with JTAG Remote Bitbang client. To enable, use +jtag_rbb_enable=1.
Listening on port 33767
matmul(cid, nc, 64, input1_data, input2_data, results_data); barrier(nc): 2723981 cycles, 10.3 cycles/iter, 6.9 CPI
```

After modifying code and HW5Config, the result is shown above. Cycle count is 2723981.

```
root@d30fb4255bb5:~/emulator# spike -p4 --ic=16:1:64 --dc=2:8:64 benchmarks/mt-matmul.riscv

matmul(cid, nc, 64, inputl_data, input2_data, results_data); barmatmul(cid, nc, 64, inputl_data, input2_data, input_data, inp
```

Using spike to find Dcache miss rate. The Dcache miss rate under this setting is 4.088%.

## **Bonus: Architecture and Security**

## Exploiting conditional branch misprediction attack:

由於 CPU 為了提高速度而會在 branch 條件確認前先執行指令,攻擊者能知道某個 byte 在記憶體的哪個位置。


```
if (x < array1_size)
    y = array2[array1[x] * 4096];</pre>
```

假設:設計 x 的值使 x 超出 array1\_size 的範圍且 array1[x]會決定某個 byte k 在記憶體中的位置 array1\_size 和 array2 不在 cache 中,但 byte k 在 cache 中 先前的 x 值都是合法的,導致 branch predictor 認為 if 條件可能為真

攻擊者挑選 x 的值,而 CPU 因為 array1\_size 不在 cache 中,因此會在確認 if 條件之前就先假設條件為真而繼續往下執行,接著向記憶體要 array1[x]的資料,而因為 k=array1[x]在 cache 中,因此會很快回傳,接著向記憶體要 array2[k\*4096]的資料,但此時由於 cache miss,因此不會馬上回傳。當 CPU 知道條件錯誤並回溯暫存器的狀態時,cache 的狀態卻仍被錯誤要到的 array2 的資料改變。攻擊者接著測量 array2 中哪一塊區域由於在 cache 中,因此回傳得特別快,就能知道 byte k 的值,完成攻擊。

## Poisoning indirect branches attack:

攻擊者首先利用自己的程式誤導 CPU 的 branch predictor,使其在執行其他程式時是依照執行攻擊者程式時的 branch 猜測依據,導致在執行其他程式時,CPU 可能會執行到不應該被執行到的程式部分。



如圖所示,攻擊者藉由程式 A 訓練(誤導)branch predictor,使其在執行程式 B 時,當要進行branch 時,會猜測 branch destination 仍和程式 A 相同,使攻擊成立。

# Mitigate Spectre Attacks:

- 1. 不讓 CPU 做 speculative execution 雖然能抵擋 spectre attacks,但會使 CPU 執行效率降低
- 2. 不使用 speculative execution 執行錯誤所帶進來的資料 但目前的 CPU 仍不具備這個功能,或許未來的 CPU 有可能有能力分辨資料來源
- 3. 防止 branch poisoning Intel 和 AMD 增加他們的 ISA 及防護機制來限制攻擊者影響 branch speculation 的能力