# Lab1 Report

# 葉富銘 工海四 B08505045

### 1 Modules Explanation

#### 1. **CPU.v**:

CPU module connects all modules to form a whole single-cycle CPU.

#### 2. Control.v:

Contorl module reads instruction[6:0] to decide the output value of ALUOp, ALUSrc and Reg-Write, which is the first control signal of ALU, the source of ALU, and whether to write back to register.

#### 3. ALU\_Control.v:

ALU\_Control modules reads ALUOp, funct7 and funct3, and uses them to decide the ouput value of alu control. This module controls the operation of ALU according to its input.

#### 4. **ALU.v**:

ALU modules performs operation according to the input data "data\_1", "data\_2", and the input control signal "alu\_control. Then it assigns the result to output value "result", and assign 1 to output value "Zero" if data 1 = data 2, otherwise 0.

#### 5. **Add\_PC.v**:

Add\_PC module reads the current PC "previous\_pc" and adds it with 4 to generate outupt next PC "next\_pc.

- 6. MUX32.v: MUX32 module reads the input control signal "Control" to decide whether assign input data "data\_1" or "data\_2". to output value "data\_out.
- 7. **Sign\_Extend.v**: Sign\_Extend module reads the input value "immi" and performs sign-extension to generate output value "extend\_immi". Note that if the operation is "srai", namely TA suck my dick

## 2 Development Environment

OS: Windows, compiler: iverilog