






Lab3 Report


電子所碩一 r12943031 李允恩

1. Block Diagram







FSM




state 0:



state 1:




state 2:




state 3: $i'b1$ - sm_tvalid mac_part - sm_tdata

state 4: 0 - $\text{sm_tvalid, mac_part}$ 1 - $\text{ss_tready, data_wen}$



state 5: $i'b1$ - ap_done, ap_idle



首先 tb 會將 ap_start 拉高表示 FIR process 的開始，而整個 FIR process 總共會重複三次，設計上利用 FSM 控制整個 FIR 的流程。

State 0: Reset

首先會先將 data bram 中的資料 reset，也就是把 bram 中的 11 個 address 中的資料都寫入 0。當這個 reset 的過程完成並且接收到 ap_start 的信號時，就會將 ss_tready 和 data_wen 拉高並進入 state 1。

State 1: Set

這時 data_WE 和 data_Di 因為 data_wen 被拉高的緣故所以分別被 assign 4'b1111 和 ss_tdata，而 data_A 則是經由一個 data pointer(data_ptr)控制，決定這時候的 ss_tdata，也就是 x，應該要存放在哪一個 address，此處的設計是將 x 從第一個位置放到最後一個，然後再從第一個開始放，依序進行。此外，這個 state 會將 ap_start、ss_tready 和 data_wen 的訊號都拉低，再進入 state 2。

State 2: FIR computation

此時 data_Do 會依序將 data bram 裡面資料從最早存入到最晚存入依序讀出，tap_Do 則會將 coefficient 從第一個到最後一個依序輸出，然後每一個 cycle 都會將 tap_Do 乘上 data_Do 然後加上原先 register 中 mac 的 partial 運算值，經過 11 個 cycle 之後 mac_part 即是正確的完整運算結果，此時進入 state 3。

State 3: sm_tdata

此時將 sm_tvalid 拉高並將 mac_part 存入 sm_tdata，進入 state 4。

State 4: Restart FIR

先將 sm_tvalid 拉低，如果 x 尚未傳完，則將 data_ptr 更新到下一個寫入點然後將 ss_tready 和 data_wen 拉高並返回 state 1，否則進入 state 5。

State 5: ap_done & ap_idle


將 ap_done 和 ap_idle 拉高並進入 state 6。

State 6: Pass

直接進入 state 7。

State 7: End

當接收到 ap_start 訊號，重新返回 state 0。



3. Resource usage

LUT	FF	BRAM	URAM	DSP
202	97	0	0	3

Detailed RTL Component Info :

+---Adders :

2 Input

32 Bit

Adders := 1

2 Input

8 Bit

Adders := 5

+---Registers :

32 Bit

Registers := 2

8 Bit

Registers := 3

1 Bit

Registers := 13

+---Multipliers :

32x32

Multipliers := 1

+---Muxes :

8 Input

32 Bit

Muxes := 1

2 Input

32 Bit

Muxes := 5

2 Input

8 Bit

Muxes := 7

8 Input

8 Bit

Muxes := 3

8 Input

3 Bit

Muxes := 1

2 Input

3 Bit

Muxes := 1

2 Input

2 Bit

Muxes := 2

2 Input

1 Bit

Muxes := 6

8 Input

1 Bit

Muxes := 19

4. Timing Report

Design Timing Summary

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 0.285 ns	Worst Hold Slack (WHS): 0.137 ns	Worst Pulse Width Slack (WPWS): 5.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 433	Total Number of Endpoints: 433	Total Number of Endpoints: 98

All user specified timing constraints are met.

Q

≡

⚙

Clock Summary

Name	Waveform	Period (ns)	Frequency (MHz)
axis_clk	{0.000 6.000}	12.000	83.333

set_input_delay 2.0 [all_inputs]

set_output_delay 0.0 [all_outputs]

Max Delay Paths:

Slack

:


0.293 ns

Report


:

```
File Edit Selection View Go Run Terminal Help
fir.v fir.tb.v fir_utilization_synth.rpt timing_summary.rpt X Workspace Trust
C:\Users\Brian\Desktop\Lab3_submit> fir_timing_summary.rpt
218
219 Max Delay Paths
220 -----
221 Slack (MET) : 0.293ns (required time - arrival time)
222 Source: tap_Do[16]
223 (input port clocked by axis_clk {rise@0.000ns fall@6.000ns period=12.000ns})
224 Destination: mac_part_reg[31]/D
225 (rising edge-triggered cell FDCE clocked by axis_clk {rise@0.000ns fall@6.000ns period=12.000ns})
226 Path Group: axis_clk
227 Path Type: Setup (Max at Slow Process Corner)
228 Requirement: 12.000ns (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
229 Data Path Delay: 11.843ns (logic 8.944ns (75.518%) route 2.899ns (24.482%))
230 Logic Levels: 11 (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2 LUT4=1)
231 Input Delay: 2.000ns
232 Clock Path Skew: 2.128ns (DCD - SCD + CPR)
233 Destination Clock Delay (DCD): 2.128ns = ( 14.128 - 12.000 )
234 Source Clock Delay (SCD): 0.000ns
235 Clock Pessimism Removal (CPR): 0.000ns
236 Clock Uncertainty: 0.035ns ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
237 Total System Jitter (TSJ): 0.071ns
238 Total Input Jitter (TIJ): 0.000ns
239 Discrete Jitter (DJ): 0.000ns
240 Phase Error (PE): 0.000ns
241
242 Location Delay type Incr(ns) Path(ns) Netlist Resource(s)
243 -----
244 (clock axis_clk rise edge)
245 0.000 0.000 r
246 input delay 2.000 2.000 r
247 0.000 2.000 r tap_Do[16] (IN)
248 0.000 2.000 r tap_Do[16]
249 r tap_Do_IBUF[16].inst/I
250 IBUF (Prop_ibuf_I_0) 0.972 2.972 r tap_Do_IBUF[16].inst/O
251 net (fo=4, unplaced) 0.800 3.771 r tap_Do_IBUF[16]
252 r y0_0/A[16]
253 DSP48E1 (Prop_dsp48e1_A[16].PCOUT[47])
254 4.036 7.807 r y0_0/PCOUT[47]
255 net (fo=1, unplaced) 0.055 7.862 r y0_0_n_106
256 r y0_1/PCIN[47]
257 DSP48E1 (Prop_dsp48e1_PCIN[47].P[0])
258 1.518 9.380 r y0_1/P[0]
259 net (fo=2, unplaced) 0.800 10.180 r y0_1_n_105
260 r mac_part[19].i_10/I0
261 LUT2 (Prop_lut2_I0_0) 0.124 10.304 r mac_part[19].i_10/O
262 net (fo=1, unplaced) 0.000 10.304 r mac_part[19].i_10_n_0
263 r mac_part[19].i_10_n_0
264 CARRY4 (Prop_carry4_S[1].CO[3])
265 0.533 10.837 r mac_part_reg[19].i_7/CO[3]
266 net (fo=1, unplaced) 0.009 10.846 r mac_part_reg[19].i_7_n_0
267 r mac_part_reg[23].i_7/CI
268 CARRY4 (Prop_carry4_CI_CO[3])
269 0.117 10.963 r mac_part_reg[23].i_7/CO[3]
270 net (fo=1, unplaced) 0.000 10.963 r mac_part_reg[23].i_7_n_0
271 r mac_part_reg[27].i_7/CI
272 CARRY4 (Prop_carry4_CI_O[3])
273 0.331 11.294 r mac_part_reg[27].i_7/O[3]
274 net (fo=1, unplaced) 0.618 11.912 r mac_part_reg[27].i_7_n_4
275 r mac_part[27].i_3/I1
276 LUT2 (Prop_lut2_I1_0) 0.307 12.219 r mac_part[27].i_3/O
277 net (fo=1, unplaced) 0.000 12.219 r mac_part[27].i_3_n_0
278 r mac_part_reg[27].i_2/S[3]
279 CARRY4 (Prop_carry4_S[3].CO[3])
280 0.376 12.595 r mac_part_reg[27].i_2/CO[3]
281 net (fo=1, unplaced) 0.000 12.595 r mac_part_reg[27].i_2_n_0
282 r mac_part_reg[31].i_5/CI
283 CARRY4 (Prop_carry4_CI_O[3])
284 0.331 12.926 r mac_part_reg[31].i_5/O[3]
285 net (fo=1, unplaced) 0.618 13.544 r ini2[31]
286 r mac_part[31].i_2/I2
287 LUT4 (Prop_lut4_I2_0) 0.299 13.843 r mac_part[31].i_2/O
288 net (fo=1, unplaced) 0.000 13.843 r mac_part[31].i_2_n_0
289 FDCE
290 r mac_part_reg[31]/D
291 -----
292 (clock axis_clk rise edge)
293 12.000 12.000 r
294 0.000 12.000 r axis_clk (IN)
295 net (fo=0) 0.000 12.000 r axis_clk
296 r axis_clk_IBUF_inst/I
297 IBUF (Prop_ibuf_I_0) 0.838 12.838 r axis_clk_IBUF_inst/O
298 net (fo=1, unplaced) 0.760 13.598 r axis_clk_IBUF
299 r axis_clk_IBUF_BUFG_inst/I
300 BUFG (Prop_bufg_I_0) 0.091 13.689 r axis_clk_IBUF_BUFG_inst/O
301 net (fo=97, unplaced) 0.439 14.128 r axis_clk_IBUF_BUFG
302 FDCE
303 r mac_part_reg[31]/C
304 clock pessimism 0.000 14.128
305 clock uncertainty -0.035 14.092
306 FDCE (Setup_fdce_C_D) 0.044 14.136 mac_part_reg[31]
307 -----
308 required time 14.136
309 arrival time -13.843
310 -----
311 slack 0.293
```



Beginning: coefficient input



FIR process



End: after 3 FIR



6. Simulation log

```
---Start the coefficient input(AXI-lite)---
Check Coefficient ...
OK: exp =      0, rdata =      0
OK: exp =     -10, rdata =    -10
OK: exp =      -9, rdata =     -9
OK: exp =      23, rdata =     23
OK: exp =      56, rdata =     56
OK: exp =      63, rdata =     63
OK: exp =      56, rdata =     56
OK: exp =      23, rdata =     23
OK: exp =      -9, rdata =     -9
OK: exp =     -10, rdata =    -10
OK: exp =      0, rdata =      0
Tape programming done ...
---End the coefficient input(AXI-lite)---
Start FIR
OK: exp =      4, rdata =      4
---Start the data input(AXI-Stream)---
[PASS] [Pattern      0] Golden answer:      0, Your answer:      0
[PASS] [Pattern     100] Golden answer:    9882, Your answer:    9882
[PASS] [Pattern     200] Golden answer:   -8418, Your answer:   -8418
[PASS] [Pattern     300] Golden answer:   -732, Your answer:   -732
[PASS] [Pattern     400] Golden answer:    9882, Your answer:    9882
[PASS] [Pattern     500] Golden answer:   -8418, Your answer:   -8418
[PASS] [Pattern     597] Golden answer:  -1281, Your answer:  -1281
OK: exp =      0, rdata =      0
[PASS] [Pattern     598] Golden answer:  -1098, Your answer:  -1098
-----End the data input(AXI-Stream)-----
[PASS] [Pattern     599] Golden answer:   -915, Your answer:   -915
OK: exp =      2, rdata =      6
OK: exp =      4, rdata =      6
-----
-----Congratulations! Pass-----
OK: exp =      4, rdata =      6
---Start the data input(AXI-Stream)---
[PASS] [Pattern      0] Golden answer:      0, Your answer:      0
[PASS] [Pattern     100] Golden answer:    9882, Your answer:    9882
[PASS] [Pattern     200] Golden answer:   -8418, Your answer:   -8418
[PASS] [Pattern     300] Golden answer:   -732, Your answer:   -732
[PASS] [Pattern     400] Golden answer:    9882, Your answer:    9882
[PASS] [Pattern     500] Golden answer:   -8418, Your answer:   -8418
[PASS] [Pattern     597] Golden answer:  -1281, Your answer:  -1281
OK: exp =      0, rdata =      0
[PASS] [Pattern     598] Golden answer:  -1098, Your answer:  -1098
-----End the data input(AXI-Stream)-----
[PASS] [Pattern     599] Golden answer:   -915, Your answer:   -915
OK: exp =      2, rdata =      6
OK: exp =      4, rdata =      6
-----
-----Congratulations! Pass-----
OK: exp =      4, rdata =      6
---Start the data input(AXI-Stream)---
[PASS] [Pattern      0] Golden answer:      0, Your answer:      0
[PASS] [Pattern     100] Golden answer:    9882, Your answer:    9882
[PASS] [Pattern     200] Golden answer:   -8418, Your answer:   -8418
[PASS] [Pattern     300] Golden answer:   -732, Your answer:   -732
[PASS] [Pattern     400] Golden answer:    9882, Your answer:    9882
[PASS] [Pattern     500] Golden answer:   -8418, Your answer:   -8418
[PASS] [Pattern     597] Golden answer:  -1281, Your answer:  -1281
OK: exp =      0, rdata =      0
[PASS] [Pattern     598] Golden answer:  -1098, Your answer:  -1098
-----End the data input(AXI-Stream)-----
[PASS] [Pattern     599] Golden answer:   -915, Your answer:   -915
OK: exp =      2, rdata =      6
OK: exp =      4, rdata =      6
-----
-----Congratulations! Pass-----
```