

# ITSc 3181 - Problem Set #5

- 5.1.1: 2 32-bit integers can be stored in a 16-byte cache block.
- 5.1.2: Variables = I, J, B[I][0]
- 5.1.3: Variables = A[I][J]
- 5.2.1:

Word Address	Binary Address	Tag	Index	Hit/miss
0x03	00000011	0	3	m
0x04	10110100	6	4	m
0x26	00101011	2	6	m
0x02	00000010	0	2	m
0xb4	10111111	6	4	m
0x58	01011000	5	8	m
0xbe	10111110	6	e	m
0x0e	00001110	0	e	m
0xb5	10110101	6	5	m
0x2c	00101100	2	c	m
0xba	10111010	6	a	m
0xf1	11111101	f	d	m

### • 5.2.2 :

Word Address	Binary Address	Tag	Index	Offset	Hit/Miss
0x03	00000011	0	1	1	M
0x64	10110100	6	2	0	M
0x26	00101011	2	5	1	M
0x02	00000010	0	1	0	H
0x6F	10111111	6	7	1	M
0x58	01011000	5	4	0	M
0x6E	10111110	6	6	0	H
0x0E	00001110	0	7	0	M
0x65	10110101	6	2	1	H
0x2C	00101100	2	6	0	M
0x6A	10110110	6	5	0	M
0xFF	11111101	F	6	1	M

- 5.3.1 : 1 word = 8 bytes, 1 block = 2 words, 1 block = 16 bytes

The cache contains  $2^{15} \cdot 8$  bits of data plus  $2^{11} \cdot 49$  bits of tag plus  $2^{11}$  valid bits

Cache block size = 364,544 bits

- 5.3.2 : 1 64-bit address divides into : a 3-bit word offset, a 4-bit block offset, a 9-bit index, & a 48-bit tag

The cache contains  $2^{16} \cdot 8$  bits of data plus  $2^9 \cdot 48$  bits of tag plus  $2^9$  valid bits = 549,376 bits



- 5.3.3: A larger cache block size requires an increased hit time & an increased miss penalty than the original cache. The fewer number of blocks causes a higher conflict miss rate than the original cache.
- 5.6.1: Clock rate for P1 processor =  $1/0.66 = 1.515 \text{ GHz}$   
Clock rate for P2 processor =  $1/0.9 = 1.11 \text{ GHz}$
- 5.6.2:  $P1 = 0.66 + (89 \cdot 70) = 0.66 + 5.6 = 6.26 \text{ ns}$   
 $P2 = 0.9 + (69 \cdot 70) = 0.90 + 4.2 = 5.1 \text{ ns}$
- 5.6.3:  $P1 = 1 + [(70 \cdot 88)/0.66] \cdot 0.36 = 4.054$   
 $P2 = 1 + [(70 \cdot 64)/0.90] \cdot 0.36 = 2.68$
- 5.12.1:  $VA = 43 \text{ bits}$ ,  $VA \text{ memory size} = 2^{43}$ ,  
Page size =  $2^{12}$   
 $PTE = 2^{31}$ ,  $PTE \text{ size} = 2^2$   
Physical memory needed =  $2^{33}$