ITSc 3181 - Problem Sel #5

- · 5.1.1: 2 32-bit integers can be stored in a 16-65te cache block.
- · 5.1.2: Variables = I, J, B[I][0]
- · S. 1.3: Variables = A[I][J]

•	5,2,1:		Top or			
Word Address	Binars Address Tag		3 Ino	ex	Hit/m.	;r <u>c</u>
0x 03	10000001	0	3		m	
0x 64	10/10100	6	4		m	
0x26	00/0/01/	2	1 6		m	
0x02	00000010	0	2		M	
Oxbf	10111111	6	P	,	77	
0×58	01011000	5	8	1	n	
oxbe	1011/11/0	6	e	m	7	
oxoe	00001110	0	e	m	,	
0×65	10/10/01	6	5	m		
0x2c	00/0/100	2	6	m		
oxba	10111010	6	a	m		
oxfd	12122101	P	0	m		
				-		

	$\Gamma \circ \circ$
	5.2.2:
Word Add	ress Binary Address Tag Index offset Hit miss
205	00000011 0 1) 17
Dx64	10/10/00 6 2 0 m
0x26	00/0/01/ 2 5 / m
0x02	00000010 0 1 0 1
DxbP	2011/11/1 6 7 1 m
0x58	010/1000 5 4 6 m
oxbe	10/11/10 6 6 0 4
oxoe	0000 1110 0 7 0 m
0265	10/10/0/ 6 2 1 14
DX2C	00/0/100 2 6 0 M
Oxba	1011/0/0 6 5 0 m
oxfd	(1111110) P6 1 m

. 5.3.1: I word = 869tes, 16/ock = 2 vords, 16/ock = 1669tes
The cache contains 2'5.8 6:48 of Lata Plus
2".49 6:45 of tag Plus 2" Validb; 45
Cache block Siz = 364, 544 bits

· 5.3.2: 1 64-bit address divides into; a J-bit word offset, a 4-bit block offset, a 9-bit index, & a 48 bit tag The cache contains 216.8 bits of Jataplus 29.48 bits of tag Plus 29 Valid bits = 549, 376 bits

- Si.3.3: A larger cache blocke size requires

 an increased hit time & an increased miss penalty
 than the original cache. The Pewer mumber of
 blocks tauses a hisher conflict miss rate than the
 prisinal cache,
- · 5.6.1: Clock rate for PI processor = 1/0,66=1.5156HZ Clock rate for P2 processor = 1/0,9 = 1.116HZ
- · 5.6.2: P1 = 0.66 + (84.70) = 0.66 + 5.6 = 6.76 ns P2 = 0.9 + (69.70) = 0.90 + 4.2 = 5.1 ns
- · 5.6.3: PI = 1+ [(70.88)/0.6] · 0.36 = 4.054 P2= 1+ [(70.64)/0.90] · 0.36 = 7.68
- · 5.12.1: VA = 436its, VA menory Size = 243, Page size = 2'2

PTE = 231 PTE Size = 22

Physical memors needed = 233