|  |  |
| --- | --- |
| **Freescale Semiconductor** | Document |
| LDPAA AIOP SERVICE LAYER | Number: AIOPSLRN |
| Release Notes for LDPAA AIOP Service Layer Alpha v0.4.4 | Doc. Rev. 0.1 Oct. 7 2014 |

**LDPAA AIOP SERVICE LAYER ALPHA V0.4.4**

**Release Notes**

Contents

[1. Overview 2](#_Toc400287936)

[2. Compatibility List 3](#_Toc400287937)

[3. New Features 3](#_Toc400287938)

[3.1 General Features 3](#_Toc400287939)

[3.2 Error Flows Support 4](#_Toc400287940)

[4. Changes 4](#_Toc400287941)

[5. Quick Start with this release 5](#_Toc400287942)

[6. Contact Information 5](#_Toc400287943)

[7. Bug Fixes 5](#_Toc400287944)

[8. Known Limitations/ Issues 6](#_Toc400287945)

[8.1 General Limitations 6](#_Toc400287946)

[8.2 Known problems 6](#_Toc400287947)

[8.3 Tools known issues 7](#_Toc400287948)

1. Overview

This document describes the main updates included in the LDPAA AIOP Service Layer Alpha v0.4.4 as compared with v0.4.3.

This release supports all service routines, and IP fragmentation, IP reassembly, IPsec, GRO and GSO functional modules. It provides partial support in error flows.

Applications should use the APIs in: aiopsl/src/include/

All other APIs are internal to the Service Layer and should not be called by applications.

The API may be changed in future releases.

The API may be updated in future releases to align with the latest HW specs.

This release can be retrieved from GIT:

GIT repository: ssh://gerrit/ldpaa/aiopsl/

GIT branch: master

GIT tag: **ldpaa-aiop-sl-v0.4.4**

Please see the aiopsl/docs/AIOPCoreLib\_ChangeLog.txt and aiopsl/docs/AIOP\_ARENA\_ChangeLog.txt files for a detailed list of changes.

The API book documentation may be downloaded from Compass at:

<http://compass.freescale.net/livelink/livelink?func=ll&objId=232593254&objAction=browse&viewType=1>

Please subscribe to the AIOPSREL mailing list to receive future release notifications.

1. Compatibility List

This release is bit accurate with respect to the following docs/tools.

As such, it is suitable for running on RTL/Emulator/Simulator.

|  |  |
| --- | --- |
| **Tool/Doc** | **Version** |
| AIOP\_Archdef | 0.8.0 |
| FD\_section | 0.62.3 |
| CTLU\_AIOP\_bg | 0.7.4 |
| TMan | 0.7.81 |
| Parser\_Block\_Guide | 3.090 |
| AIOP\_Instruction\_Additions | 1.00 |
| Compiler | Build 281 |
| CW for DPAA | 10.0.11 |
| Simulator | LS\_SIM\_M0122 |
| MC Firmware | 0.5.0 |
| PowerISA | 2.06 |
| AIOP\_z490\_CPU\_Specification | Rev1.2 |
|  |  |

1. New Features

The following new features have been added since v0.4.3:

## General Features

* AIOP Boot
  + AIOP is booted with 16 cores enabled.
  + AIOP notifies MC if boot fails.
  + The AIOP Portal ID is configurable through the layout file.
  + The AIOP ICID is configurable through the layout file.
  + The AIOP UART port is determined by MC.
  + AIOP memory requirements are application-defined (see config.c).
  + Number of tasks per core is application-defined (see config.c).
  + TMAN frequency is application-defined (see config.c).
* Memory Management
  + DPBP object discovery is used to discover AIOP BMan pools.
  + Slab performance has been optimized.
* Command Interface
  + Full AIOP virtualization and isolation is now supported.
  + AIOP-GPP shared memory access API has been added (see fsl\_icontext.h).
  + Command Interface performance has been optimized.
* Network Interface
  + Unicast and multicast promiscuous modes can be controlled by applications.
  + Applications may query for the Storage Profile of a NI.
* Debug
  + The AIOP now halts upon a stack overflow error, allowing developers to examine the program stack.
* IPsec
  + IPsec functionality was added, supporting the following features:
    - Tunnel mode
    - Packets with L2 header, no short frames.
    - IPv4/IPv6 for both inner and outer headers, no fragmented frames.
    - Frame encryption and decryption
    - Null and AES-CBC encryption algorithms, HMAC\_MD5\_96 and HMAC\_SHA2\_256\_128 authentication algorithms.
    - Multiple IPsec instances and SAs
  + See build/aiop\_sim/apps/ipsec\_fm\_demo/src/ “README.txt” and “ipsec\_fm\_demo.c” for instructions and example.
* GRO functionality
* GSO functionality

## Error Flows Support

#### Service Routines

* Fatal errors are not supported.
* Non-fatal errors are only supported in: CDMA, Parser and KeyGen.
* Partial non-fatal errors are supported in: CTLU and TMAN.
* No support for errors in: OSM, FDMA and STE.

#### Functional Modules

* There is no support for errors in functional modules.

1. Changes

The following are changes from version v0.4.3 (details in the ChangeLog file):

* Memory Management
  + - The Slab reference count decrement API has been updated. The Slab module no longer releases buffers automatically upon reaching a zero reference count. Applications must check for zero and release accordingly.
    - The Slab and Virtual Pools layers have been merged.
* Command Interface
  + - Updated API for: cmdif\_open() and cmdif\_session\_open(), cmdif\_srv\_cmd(), cmdif\_async\_cb()
    - GPP need not convert virtual addresses to physical when SMMU is enabled.
* Network Interface
  + - DPNI APIs have been changed to align with MC API.
    - The API for setting/getting NI Maximum Frame Length was modified.
* Environment
  + - Sample layout file was updated.
    - Linker file was updated.
    - Search paths were added to the compiler flags in .cproject.
    - Simulator configuration file has been updated.
* Table SR
  + Added a note to table\_create() parameters that max rules must not be 0.
  + Added notes that some of the pointer must point to structures in the workspace (e.g. not SRAM).
  + Aging and auto removal of rules because of aging were removed.
  + Removal of reference counter auto-decrement.
  + Added a comment regarding deletion of table that contains a miss result of type reference pointer.
  + Added documentation regarding the key ID parameter for both table\_lookup\_by\_keyid() and table\_lookup\_be\_keyid\_default\_frame() functions.
  + Added a remark that key size must be fixed per table.
* Parser
  + The Parser supports the Parser Block Guide version 3.090.
  + The parser supports CTLU spec 0.7.4.
  + The function parse\_result\_generate\_basic() was added.
* TMAN
  + Removed recharge function due to HW scope reduction.
  + Changed timer delete function and TMI delete function to support HW Errata ERR008205
  + Changed TMI create function to support HW Errata ERR008234

1. Quick Start with this release

Please see the README.txt file at aiopsl\build\aiop\_ sim\apps\app\_process\_packet\src\ for running instructions.

1. Contact Information

* Mail List: **AIOPSREL**
* Bug Reporting [Clear Quest](http://cq.freescale.net/cqweb/) BINs: **LS-AIOP-LOW-LEVEL** and **LS-ARENA**

1. Bug Fixes

The following bugs have been fixed since version 0.4.3:

* slab\_release() programmer error detection. (ENGR00307395)
* slab\_debug\_info\_get() programmer error detection. (ENGR00312975)
* The slab\_debug\_info\_get() command does not check the validity of the slab being queried.  (ENG00312975)
* In number or entries per rule calculation, rule is assumed to be a chain of EME36...EME36 EME16 instead of EME44EME36...EME36 EME16 (ENGR00329133)
* EOFH error test in table lookup keyid (ENGR00330924)
* Only 255 KeyID can be created instead of 256 (ENGR00326075).
* The extraction header is random value when generic extract from the parse result (ENGR00326537).
* OSM scope enter from level 0 aborted (ENGR00324136).
* Parser (simulator) doesn't set "UDP Present" bit when UDP checksum is 0 (ENGR323148).
* Parser (simulator): The parse result doesn't return the expected values of ip\_n\_unknown\_protocol field (ENGR00322928).
* Parser (simulator): Parser returns truncation error when CFI field is set (ENGR00323090).
* The miss rule cannot be found while getting miss result in LPM table (ENGR00326525).
* The miss rule cannot be found after its miss result has been replaced (ENGR00322445).
* NORSC bit is not set as expect in table\_rule\_create\_or\_replace(0x6d) command (ENGR00326542).
* TLUMISS test in rule query command (ENGR00321926).

1. Known Limitations/ Issues

## General Limitations

* The fsl\_os\_print() function is limited to strings smaller than 80 characters.
* Slab creation does not support additional buffers beyond the committed number (i.e. only extra\_buffs=0 is currently supported).
* The number of tasks per core should not be set to a value greater than 4 since some AIOP SL functions have not yet been optimized for minimal stack usage.
* IPR statistics are not supported.
* There is no support in flow-id when calling dpni\_drv\_register\_rx\_cb() or dpni\_drv\_unregister\_rx\_cb().
* The Parser does not support the Invalid HXS error code (shown in the Parser Block Guide version 3.090).
* Packets without L2 Ethernet header are not supported due to a hardware bug (TKT237150).
* Allocation from System DDR is not yet supported.

## Known problems

* OSM errors are not supported due to a compiler bug (CQ 331757).
* IPR test would run abnormally if setting Inlining option to Smart when building AIOPSL code (ENGR333076).

## Tools known issues

The below are known simulator issues which cause limitations in the Service Layer.

* CTLU :
  + LPM Lookup after EOFH hits a general rule instead of the miss result (ENGR334311)

***How to Reach Us:***

**Home Page:**

www.freescale.com

**email:**

support@freescale.com

**USA/Europe or Locations Not Listed:**

Freescale Semiconductor

Technical Information Center, CH370

1300 N. Alma School Road

Chandler, Arizona 85224

(800) 521-6274

480-768-2130

support@freescale.com

**Europe, Middle East, and Africa:**

Freescale Halbleiter Deutschland GmbH

Technical Information Center

Schatzbogen 7

81829 Muenchen, Germany

+44 1296 380 456 (English)

+46 8 52200080 (English)

+49 89 92103 559 (German)

+33 1 69 35 48 48 (French)

support@freescale.com

**Japan:**

Freescale Semiconductor Japan Ltd.

Headquarters

ARCO Tower 15F

1-8-1, Shimo-Meguro, Meguro-ku

Tokyo 153-0064, Japan

0120 191014

+81 2666 8080

support.japan@freescale.com

**Asia/Pacific:**

Freescale Semiconductor Hong Kong Ltd.

Technical Information Center

2 Dai King Street

Tai Po Industrial Estate,

Tai Po, N.T., Hong Kong

+800 2666 8080

support.asia@freescale.com

**For Literature Requests Only:**

Freescale Semiconductor

Literature Distribution Center

P.O. Box 5405

Denver, Colorado 80217

(800) 441-2447

303-675-2140

Fax: 303-675-2150

LDCForFreescaleSemiconductor

@hibbertgroup.com

Information in this document is provided solely to enable system and software

implementers to use Freescale Semiconductor products. There are no express or

implied copyright licenses granted hereunder to design or fabricate any integrated

circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to

any products herein. Freescale Semiconductor makes no warranty, representation or

guarantee regarding the suitability of its products for any particular purpose, nor does

Freescale Semiconductor assume any liability arising out of the application or use of

any product or circuit, and specifically disclaims any and all liability, including without

limitation consequential or incidental damages. “Typical” parameters which may be

provided in Freescale Semiconductor data sheets and/or specifications can and do

vary in different applications and actual performance may vary over time. All operating

parameters, including “Typicals” must be validated for each customer application by

customer’s technical experts. Freescale Semiconductor does not convey any license

under its patent rights nor the rights of others. Freescale Semiconductor products are

not designed, intended, or authorized for use as components in systems intended for

surgical implant into the body, or other applications intended to support or sustain life,

or for any other application in which the failure of the Freescale Semiconductor product

could create a situation where personal injury or death may occur. Should Buyer

purchase or use Freescale Semiconductor products for any such unintended or

unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor

and its officers, employees, subsidiaries, affiliates, and distributors harmless against all

claims, costs, damages, and expenses, and reasonable attorney fees arising out of,

directly or indirectly, any claim of personal injury or death associated with such

unintended or unauthorized use, even if such claim alleges that Freescale

Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.

The described product contains a PowerPC processor core. The PowerPC name is a

trademark of IBM Corp. and used under license. All other product or service names are

the property of their respective owners.

© Freescale Semiconductor, Inc., 2005-2014.