Hacettepe University Faculty of Engineering Department of Computer Engineering

BBM233 - First Verilog Assignment

Emre Hancı 21604552

-Verilog Code

```
module Assignmentl(F,A,B,C);
  input A,B,C;
  output F;
  wire andl, and2;
  and(andl,A,B);
  and(and2,B,C);
  or(F,andl,and2);
endmodule
```

-Testbench

```
module FirstAssignmentTestbench;
  // Inputs
  reg A;
  reg B;
  reg C;
  // Outputs
  wire F;
  // Instantiate the Unit Under Test (UUT)
  Assignmentl uut (
      .A(A),
     .B(B),
     .C(C),
      .F(F)
   );
   initial begin
     // Initialize Inputs
     A = 0;
     B = 0;
     C = 0;
     // Wait 100 ns for global reset to finish
     #100;
     // Add stimulus here
     A = 0;
     B = 0;
     C = 1;
     // Wait 100 ns for global reset to finish
     #100;
     A = 0;
     B = 1;
     C = 0;
     // Wait 100 ns for global reset to finish
     #100;
     A = 0;
     B = 1;
     C = 1;
     // Wait 100 ns for global reset to finish
     #100;
     A = 1;
     B = 0;
     C = 0;
```

```
#100;
      A = 1;
      B = 0;
      C = 1;
      // Wait 100 ns for global reset to finish
      #100;
      A = 1;
     B = 1;
      C = 0;
      \ensuremath{//} Wait 100 ns for global reset to finish
      #100;
      A = 1;
      B = 1;
      C = 1;
      // Wait 100 ns for global reset to finish
      #100;
   end
endmodule
```

-Waveform

	0 ps	100,000 ps	200,000 ps	300,000 ps	400,000 ps	500,000 ps	600,000 ps	700,000 ps
lೄ f lೄ a lೄ b								
1 <u>B</u> c								