

# HACETTEPE UNIVERSITY COMPUTER ENGINEERING DEPARTMENT

BM233 Logic Design Lab - 2020 Fall

# Verilog Project - Resit

February 1, 2021

Student name: İlayda Atmaca Student Number: b21827101

### 1 Problem Definition

In this experiment, SCP-079 is a microcomputer and at first it was just a student's project. but it gained sentience with time, reached an uncontrollable point, now it has a purpose .SCP-079 needs the attack system in verilog to achieve its malicious goals. and we're designing this verilog. While carrying out this plan, we take our steps by thinking about the possible good and bad scenarios.

# 2 Draw and include the Mealy state transition diagram




Figure 1: Mealy Diagram

## 3 Verilog code

Include the Verilog code for the system with clear comments and explanations of the code parts.

```
2
3
   'timescale 1 s / 1s
5 module scp_079(input green,input yellow,input red,input clock,
6 output [2:0] state, input [5:0] timer,
7 output reg a1,output reg a2,output reg a3,output reg cheat_out);
8 //a1:attack security output
9 //a2:attack database output
10 //a3:attack control system output
11 reg [2:0]state;
  reg [2:0] next_state=3'b000;
   parameter s0 =3'b000, s1 = 3'b001, s2 =3'b010,
14
             s3 = 3'b011, s4 = 3'b100, s5 = 3'b101;
             //s0:lay low state s1:cheat state s2:attack security state
16
             //s3:attack database state s4:fail state s5:connect state
17
18
20 always@(posedge clock)begin
   state <= next_state;</pre>
21
   end
22
24 always @(state, red, green, yellow, timer) begin
  case(state)
26
27 s0:
28 if (red ==1) begin
29 next_state =s1;
30 cheat_out=1;
31 end
33 else if (green == 1 && red == 0 && yellow == 0 && timer >= 6'b100011) begin
34 next_state = s2;
35 a1=1;
  end
36
38 else if(yellow == 1 && red==0) begin
39 a1=0; a2=0; a3=0;
40 next_state = s0;
41 end
43 s1: if(red ==1 && timer>=6'b011001) begin
44 next_state = s4;
```

```
45 end
47 else if (red == 0 && timer >= 6'b011001) begin
       next_state = s0;
       a1=0; a2=0; a3=0;
49
       cheat_out=0;
       end
51
s2: if(green == 1 && red==0 && yellow==0 && timer==6'b010100) begin
54 next_state = s3;
55 \quad a2 = 1;
56 end
57 else if(red ==1) begin
58 cheat_out=1;
59 next_state =s1;
61 else if (yellow ==1 && red==0) begin
62 next_state =s0;
63 a1 =0;
64 end
66 s3:
67 if (red==1) begin
  cheat_out=1;
   next_state=s1;
70 end
72 else if(yellow == 1 && red==0) begin
73 	 a2 = 1;
74 next_state = s2;
77 else if (green == 1 && red==0 && yellow==0 && timer == 6'b001001) begin
   a3 = 1;
   next_state = s5;
79
80 end
81 s4:begin end
83 s5:begin end
84 default begin a1=0; a2=0; a3=0; cheat_out =0; state = 3'b000; end
86 endcase
87 end
88 endmodule
```

```
'timescale 1 s / 1 s
3 module allok_tb;
4 reg green;
5 reg yellow;
6 reg red;
7 reg clock;
8 wire [2:0] state;
9 reg [5:0] timer;
10 wire a1;
11 wire a2;
12 wire a3;
13 wire cheat_out;
15 //Instantiate scp079
scp_079 s(.green(green),.yellow(yellow),.red(red),.clock(clock),.state(state),
   .a1(a1),.a2(a2),.a3(a3),.timer(timer),.cheat_out(cheat_out));
17
18
   initial begin
20
       green=1; yellow=0; red=0; timer=0;
21
       //Initial color situations
       clock=1;
       #0.5 clock = 1;
24
   end
  //Generate a clock with period
     always begin clock = ~clock;
      #0.5;
      end
30
  initial begin//Test sequence
   for(integer i=0;i<35;i=i+1) //state0</pre>
       begin timer=timer+1; #1;end
35
36
       timer=0;
   for(integer i=0;i<20;i=i+1)//state2</pre>
       begin timer=timer+1; #1;end
39
40
41
       timer=0;
   for(integer i=0;i<9;i=i+1)//state3</pre>
       begin timer=timer+1; #1; end
43
   timer=0;
   for(integer i=0;i<11;i=i+1)//state5</pre>
       begin timer=timer+1;#1;end
47
       $finish;
48
```

```
49 end
50 endmodule
4 module a1trouble_tb;
6 initial begin
     green=1;yellow=0;red=0; timer=0;//Initial color situations
     clock=1;
     #0.5 clock = 1;
10
11
    end
12
13
   //Generate a clock with period
14
     always begin clock = ~clock;
15
      #0.5;
16
      end
17
   initial begin//Test sequence
19
   for(integer i=0;i<35;i=i+1) //state0</pre>
       begin timer=timer+1; #1;end
21
23 timer=0;
   for(integer i=0;i<5;i=i+1)//state2</pre>
       begin timer=timer+1; #1;end
25
    green=0; red =0; yellow=1;timer=0;
27
28
   for(integer i=0;i<35;i=i+1)//state0</pre>
       begin timer=timer+1; #1; end
29
30
   green=1; red =0; yellow=0;#1; timer=0;
32
33
   for(integer i=0;i<20;i=i+1)//state2</pre>
34
       begin timer=timer+1;#1;end
  timer=0;
36
   for(integer i=0;i<9;i=i+1)//state3</pre>
       begin timer=timer+1; #1; end
38
39
  timer=0;
40
   for(integer i=0;i<8;i=i+1)//state5</pre>
       begin timer=timer+1; #1; end
42
44
  $finish;
```

```
end
46
47 endmodule
  module a2trouble_tb;
  initial begin
     green=1;yellow=0;red=0; timer=0;//Initial color situations
     clock=1;
     #0.5 clock = 1;
    end
10
11
   //Generate a clock with period
     always begin clock = ~clock;
13
      #0.5;
14
      end
15
17 initial begin //Test sequence
   for(integer i=0;i<35;i=i+1) //state0</pre>
       begin timer=timer+1; #1;end
19
       timer=0;
20
21
   for(integer i=0;i<20;i=i+1)//state2</pre>
       begin timer=timer+1; #1;end
23
       timer=0;
25
   for(integer i=0;i<5;i=i+1)//state3</pre>
       begin timer=timer+1; #1; end
27
28
  timer=0; green=0; yellow=1;
29
   for(integer i=0;i<35;i=i+1)//state0</pre>
       begin timer=timer+1; #1;end
32
33
   green=1; yellow=0; #1; timer=0;
   for(integer i=0;i<20;i=i+1)//state2</pre>
       begin timer=timer+1; #1;end
36
       timer=0;
   for(integer i=0;i<9;i=i+1)//state3</pre>
38
       begin timer=timer+1; #1; end
40
   timer=0;
   for(integer i=0;i<4;i=i+1)//state5</pre>
42
       begin timer=timer+1;#1;end
44
45 $finish;
```

```
end
47 endmodule
2 module cheatsuccess_tb;
  initial begin
    green=1; yellow=0; red=0; timer=0; // Initial color situations
    clock=1;
6
    #0.5 clock = 1;
    end
10
   //Generate a clock with period
     always begin clock = ~clock;
      #0.5;
13
      end
14
15
  initial begin//Test sequence
   for(integer i=0;i<35;i=i+1) //state0</pre>
17
       begin timer=timer+1; #1;end
18
       timer=0;
19
   for(integer i=0;i<5;i=i+1)//state2</pre>
21
       begin timer=timer+1; #1;end
23
   green=0; yellow=0; red=1; timer=0;
for(integer i=0;i<25;i=i+1)begin//state1
26 if (timer == 24) begin
27 red=0;
28 end
29 timer=timer+1;#1;end
green=1; yellow=0; red=0; timer=0;
32 for(integer i=0;i<35;i=i+1)begin//state0
33 if (timer == 34) begin
34 green=1; end
35 timer=timer+1;#1;
36 end
    green=1; yellow=0; red=0; timer=0;
38
   for(integer i=0;i<20;i=i+1)//state2</pre>
       begin timer=timer+1; #1;end
40
       timer=0;
   for(integer i=0;i<9;i=i+1)//state3</pre>
42
       begin timer=timer+1; #1;end
       timer=0;
44
  for(integer i=0;i<36;i=i+1)//state5</pre>
```

```
begin timer=timer+1; #1;end
46
47
       $finish;
48
49 end
50 endmodule
3 module fail_tb;
5 initial begin
       green=1;yellow=0;red=0; timer=0;//Initial color situations
       clock=1;
       #0.5 clock = 1;
   end
10
11
   //Generate a clock with period
      always begin clock = ~clock;
      #0.5;
14
      end
15
16
17 initial begin//Test sequence
  for(integer i=0;i<35;i=i+1)//state0</pre>
       begin timer=timer+1; #1;
20
       end
   timer=0;
   for(integer i=0;i<5;i=i+1)//state2</pre>
       begin timer=timer+1; #1;end
24
  timer=0; green=0; red=1;
  for(integer i=0;i<25;i=i+1)//state1</pre>
       begin timer=timer+1; #1; end
  timer=0;
   for(integer i=0;i<12;i=i+1)//state4</pre>
31
       begin timer=timer+1;#1;end
33 $finish;
34 end
35 endmodule
```

### 4 Waveforms

We did not encounter any danger in this attempt and we realized the plan of SCP-079.




Figure 2: Allok Waveform

We encountered a small danger and the system that we designed reacted to it , but with the measures that we took, our plan was successfully realized.




Figure 3: A1trouble Waveform

We encountered more than one danger in this scenario, but we successfully completed this project with our precautions.




Figure 4: A2trouble Waveform

this scenario represents a cheat situation. but here we achieved our goal again by being successful




Figure 5: Cheatsuccess Waveform

In this scenario, we were unable to overcome the dangers and our plan failed.




Figure 6: Fail Waveform

### References

 $\bullet \ \, https://scpcb.gamepedia.com/SCP-079: : text=References-, Description, attempt$