



HACETTEPE UNIVERSITY

COMPUTER ENGINEERING DEPARTMENT

BBM 233 LOGIC DESIGN LAB – 2021 FALL

Lab Experiment 5 Verilog Sequential  
December 23, 2021


Student Name:  
Umut GÜNGÖR

Student Number:  
b21946198

## 1 Problem Definition

We are asked to design a sequential circuit. The state diagram is given. Firstly, we have to convert it to state table. Then, we obtain 4 different Karnaugh Maps. We are going to use D flip-flops in this experiment.

## 2 Convert State Diagram to State Table



State Diagram

Present State			Input	Next State			Output
A	B	C	x	A+	B+	C+	F
0	0	0	0	0	0	1	0
0	0	0	1	0	1	0	0
0	0	1	0	0	0	0	0
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	0
0	1	0	1	1	0	0	0
0	1	1	0	0	1	0	0
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	0
1	0	0	1	1	0	0	0
1	0	1	0	1	0	0	1
1	0	1	1	1	0	1	1
1	1	0	0	X	X	X	X
1	1	0	1	X	X	X	X
1	1	1	0	X	X	X	X
1	1	1	1	X	X	X	X

State Table

### 3 K-Maps

We have 3 states so, we need 3 D flip-flops. They store the state information. I named these flip-flops DA, DB and DC.

	00	01	11	10
00	0	0	0	0
01	0	1	1	0
11	-	-	-	-
10	1	1	1	1

$$DA = A + Bx$$

	00	01	11	10
00	0	1	1	0
01	1	0	0	1
11	-	-	-	-
10	0	0	0	0

$$DB = Bx' + A'B'x$$


	00	01	11	10
00	1	0	1	0
01	1	0	1	0
11	-	-	-	-
10	1	0	1	0

$$DC = C'x' + Cx$$

	00	01	11	10
00	0	0	0	0
01	0	0	0	0
11	-	-	-	-
10	0	0	1	1

$$F = AC$$

## 4 Circuit



## 5 Verilog Codes

```
VerilogCodes > src > dff.v
1  `timescale 1ns/1ps
2
3  module dff
4  (
5      input d,          //data i/p
6      input rst,        //reset i/p
7      input clk,        //clock i/p
8      output reg q      //the output in the D FF
9  );
10
11  always @(posedge clk or posedge rst) begin    //rising edge clock and reset
12
13      if(rst)
14          q <= 0;
15
16      else
17          q <= d;
18
19  end
20
21  endmodule
22
```

```

VerilogCodes > src > E machine_d_tb.v
1 `timescale 1ns/1ps
2
3 module machine_d_tb;
4
5     reg x = 0;
6     reg rst;
7     reg clk;
8     wire F;
9
10    machine_d uut(.x(x), .rst(rst), .clk(clk), .F(F));           //uut function for machine
11
12    reg[21:0] input_data;           //22 bit data input
13    integer shift_amount;           //for testing
14
15
16    initial begin
17
18        $dumpfile("simulation.vcd");
19        $dumpvars;
20        input_data = 22'b0001111000000111000100;
21        shift_amount = 0;
22        rst = 1; #30;           //at first 30 ns the machine rests.
23        rst = 0; #100;
24        rst = 1; #5;           //again 5 ns rest cut
25        rst = 0; #90;
26
27        $finish;
28    end
29
30
31    initial begin
32        clk = 0;
33        forever begin           //clock is low and high at every 5 ns
34            #5;
35            clk = ~clk;
36        end
37    end
38
39
40    always @ (posedge clk) begin           //read all 22 bit input by shifting
41        x = input_data>>shift_amount;
42        shift_amount = shift_amount + 1;
43    end
44
45 end
46
47
48 endmodule
49


```

```

VerilogCodes > src > E machine_d.v
1 `timescale 1ns/1ps
2
3 module machine_d
4 (
5     input x,
6     input rst,
7     input clk,
8     output F
9 );
10
11
12 reg[2:0] present_state = 3'b000;           // 2->A    1->B    0->C
13 wire[2:0] next_state;           // 2->0A    1->0B    0->0C
14
15 //we have 3 states so we need 3 D FFs. 3 discrete FF equations are shown below
16 dff DA
17 (
18     .d( (present_state[2]) | (present_state[1] & x) ), .rst(rst), .clk(clk), .q(next_state[2])
19 );
20
21 dff DB
22 (
23     .d( (present_state[1] & ~x) | (~present_state[2] & ~present_state[1] & x) ), .rst(rst), .clk(clk), .q(next_state[1])
24 );
25
26 dff DC
27 (
28     .d( (~present_state[0] & ~x) | (present_state[0] & x) ), .rst(rst), .clk(clk), .q(next_state[0])
29 );
30
31
32 always @(rst or next_state) begin
33     if(rst) begin present_state <= 3'b000; end           //if reset is high state backs to the initial state which is 000
34     else begin present_state <= next_state; end           //otherwise go to the next state
35 end
36
37
38 assign F = present_state[2] & present_state[0];           //o/p function according to the given state diagram
39
40
41 endmodule
42

```

## 6 Waveform



## 7 Results

We can see that in waveform the output of the circuit is only high when the state is 101 which can be shown in decimal 5. Since this is a Moore Machine output is not dependent on input. Clock and reset are rising edge sensitive. Clock's period is 10 nanoseconds. When reset is high which is 1 the machine backs to the initial state that is 000.



## 8 References

- BBM 233 Verilog pdf
- BBm 231 lecture notes
- Previous years student's solutions
- [chipverify.com](http://chipverify.com)