

HACETTEPE UNIVERSITY

COMPUTER ENGINEERING DEPARTMENT

BBM 233 LOGIC DESIGN LAB - 2021 FALL

Lab Experiment 4 Verilog Combinational December 5, 2021

Student name: Umut GÜNGÖR Student Number: b21946198

1 Problem Definition

We are asked to design a circuit which has given function with usign 2x4 decoder and 4x1 multiplexer in Verilog. We write our codes and test benches for testing our code in waveforms. To connect decoder and multiplexer we need some instantiations.

2 Solution Implementation

2.1 2x4 Decoder Implementation


To make 2x4 decoder, we need 2 inputs to obtain 4 outputs. These inputs come from function F(a,b,c,d)'s parameters a and b. For output options for example one of them is ab which is 11 in binary and 3 in decimal.

```
    decoder_2x4.v

     module decoder_2x4
 2 ~ (
        //4 outputs as usual in 2x4 decoder
 6 ~);
         //Used dataflow design approach here
 7
         assign D[0] = !A[1] & !A[0];
         assign D[1] = !A[1] & A[0];
         assign D[2] = A[1] & !A[0];
10
         assign D[3] = A[1] \& A[0];
11
12
13
14
     endmodule
15
```

3.1 2x4 Decoder Testbench Implementation

We are testing for every binary number which are 00 to 11. For all input values the only one output value is high.



This figure shows us to how the 2x4 decoder is implemented visually. For all 4 inputs only the one output is high. For instance when A[1] = 1 and A[0] is zero D[2] is 1 and others are 0.


2.2 4x1 Multiplexer Implementation

To make 4x1 multiplexer we need 4 inputs 2 selectors to obtain 1 special output which is chosen by selectors. These inputs comes from decoder's outputs and selectors comes from function F(a,b,c,d)' parameters c and d.

3.2 4X1 Multiplexer Testbench Implementation

We don't test all 64 cases (64 comes from 4 inputs and 2 selectors $2^6 = 64$). We use some cases to show whether multiplexer works correctly or not.

```
≡ mux_4x1_tb.v
     `timescale 1ns / 1ps
     module mux_4x1_tb;
         reg [3:0] i;
         reg [1:0] s;
         output F;
     mux_4x1 uut(.i(i), .s(s), .F(F)); //uut function for mux
     initial begin
         //I cannot manage for loops here because two distinct for loops needed one for inputs another for selectors
         //So, I just write some cases
         //The cases which I don't include are shown as don't cares in simulation
14
         #5 i[3] = 0; i[2] = 0; i[1] = 0; i[0] = 1; s[1] = 0; s[0] = 0;
         #5 i[3] = 1; i[2] = 1; i[1] = 1; i[0] = 0; s[1] = 0; s[0] = 0;
         #5 i[3] = 0; i[2] = 0; i[1] = 1; i[0] = 0; s[1] = 0; s[0] = 1;
         #5 i[3] = 1; i[2] = 1; i[1] = 0; i[0] = 1; s[1] = 0; s[0] = 1;
         #5 i[3] = 0; i[2] = 1; i[1] = 0; i[0] = 0; s[1] = 1; s[0] = 0;
         #5 i[3] = 1; i[2] = 0; i[1] = 1; i[0] = 1; s[1] = 1; s[0] = 0;
         #5 i[3] = 1; i[2] = 0; i[1] = 0; i[0] = 0; s[1] = 1; s[0] = 1;
         #5 i[3] = 0; i[2] = 1; i[1] = 1; i[0] = 1; s[1] = 1; s[0] = 1;
         #5;
     end
     endmodule
```



This figure shows that for 8 cases multiplexer works correctly. We don't test 64 cases because it would be too long and complex to analysis.

2.3 Circuit Implementation

In this step we have a given function F(a,b,c,d). We can use its parameters such as a, b, c and d to obtain our final circuit. We use them to connect the decoder and the multiplexer

```
    circuit.v

    module circuit
        input a,
                        //decoder's first input
        input b,
                        //decoder's second input
        input c,
                        //multiplexer's first selector
        input d,
                        //multiplexer's second selctor
        output F
    );
    wire[3:0] w;
                        //a vector to connect decoder and multiplexer
    wire t1, t2, t3, t4; //four wires to structural design approach
    //used structural design approach here
    and(t1, !a, !b, !c, !d);
    and(t2, !a, b, !c, d);
21 and(t3, a, b, c, d);
                              //m15
    and(t4, a, !b, c, !d);
    or(F3, t1, t2, t3, t4); //function F
23
    endmodule
```


3.3 Circuit Testbench Implementation

We tests 16 possibilities from 0000 to 1111.

```
≡ circuit_tb.v
      `timescale 1ns / 1ps
     module circuit_tb;
          reg a;
          reg b;
          reg c;
          reg d;
          output F;
      circuit uut(.a(a), .b(b), .c(c), .d(d), .F(F)); //uut function for circuit with explicit association
      initial begin
13
          a = 0; b = 0; c = 0; d = 0;
          #5 a = 0; b = 0; c = 0; d = 1;
          #5 a = 0; b = 0; c = 1; d = 0;
          #5 a = 0; b = 0; c = 1; d = 1;
          #5 a = 0; b = 1; c = 0; d = 0;
          #5 a = 0; b = 1; c = 0; d = 1;
          #5 a = 0; b = 1; c = 1; d = 0;
          #5 a = 0; b = 1; c = 1; d = 1;
          #5 a = 1; b = 0; c = 0; d = 0;
          #5 a = 1; b = 0; c = 0; d = 1;
          #5 a = 1; b = 0; c = 1; d = 0;
          #5 a = 1; b = 0; c = 1; d = 1;
          #5 a = 1; b = 1; c = 0; d = 0;
          #5 a = 1; b = 1; c = 0; d = 1;
          #5 a = 1; b = 1; c = 1; d = 0;
          #5 a = 1; b = 1; c = 1; d = 1;
          #5;
      end
      endmodule
```

4 Results

In conclusion, we understand this combinational circuits are connected to each other. Our final circuit works properly because its formula is F(a,b,c,d) = m0 + m5 + m10 + m15 in minterms form so, it just is only high in these values. It is clearly visible in waveform simulation given below.



6 References

- -Some youtube videos
- BBM 231 lecture notes
- BBM 233 Verilog pdf
- www.asic-world.com