

HACETTEPE UNIVERSITY

COMPUTER ENGINEERING DEPARTMENT

BBM 233 LOGIC DESIGN LAB - 2021 FALL


Lab Experiment 5 Verilog Sequential December 23, 2021

Student Name: Umut GÜNGÖR Student Number: b21946198

1 Problem Definition

We are asked to design a sequential circuit. The state diagram is given. Firstly, we have to convert it to state table. Then, we obtain 4 different Karnaugh Maps. We are going to use D flip-flops in this experiment.

2 Convert State Diagram to State Table



State Diagram

Present State			Input	Next State			Output
Α	В	С	X	A+	B+	C+	F
0	0	0	0	0	0	1	0
0	0	0	1	0	1	0	0
0	0	1	0	0	0	0	0
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	0
0	1	0	1	1	0	0	0
0	1	1	0	0	1	0	0
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	0
1	0	0	1	1	0	0	0
1	0	1	0	1	0	0	1
1	0	1	1	1	0	1	1
1	1	0	0	Χ	Χ	Χ	Χ
1	1	0	1	Χ	Χ	Χ	Χ
1	1	1	0	Χ	Χ	Χ	Χ
1	1	1	1	Χ	Χ	Χ	Χ


State Table

3 K-Maps


We have 3 states so, we need 3 D flip-flops. They store the state information. I named these flip-flops DA, DB and DC.




DA = A + Bx



DB = Bx' + A'B'x




DC = C'x' + Cx




F = AC

4 Circuit



5 Verilog Codes

6 Waveform



7 Results

We can see that in wavefrom the output of the circuit is only high when the state is 101 which can be shown in decimal 5. Since this is a Moore Machine output is not dependent on input. Clock and reset are rising edge sensitive. Clock's period is 10 nanoseconds. When reset is high which is 1 the machine backs to the initial state that is 000.

8 References

- BBM 233 Verilog pdf
- BBm 231 lecture notes
- Previous years student's solutions
- chipverify.com